# Working Draft American National Standard

# T10 Project 1302D

Revision 67 133-May June-99

# Information technology - SCSI Parallel Interface-3 (SPI-3)

This is a draft proposed American National Standard of Accredited Standards Committee NCITS. As such this is not a completed standard. The T10 Technical Committee may modify this document as a result of comments received during public review and its approval as a standard. Use of the information contained here in is at your own risk.

Permission is granted to members of NCITS, its technical committees, and their associated task groups to reproduce this document for the purposes of NCITS standardization activities without further permission, provided this notice is included. All other rights are reserved. Any commercial or for-profit duplication is strictly prohibited.

T10 Technical Editor: George O. Penokie

IBM MS 2B7

3605 Highway 52 N. Rochester, MN 55901

**USA** 

Telephone: 507-253-5208 Facsimile: 507-253-2880 Email: gop@us.ibm.com

Reference number ISO/IEC \*\*\*\*\*\*: 199x ANSI NCITS. - 199x

# POINTS OF CONTACT:

T10 Chair
John B. Lohmeyer

T10 Vice-Chair
George O. Penokie

LSI IBM

4420 ArrowsWest Drive 3605 Highway 52 N. MS 2B7

 Colo Spgs, CO 80907-3444
 Rochester, MN 55901

 Tel: (719) 533-7560
 Tel: (507) 253-5208

 Fax: (719) 593-7036
 Fax: (507) 253-2880

 Email: lohmeyer@ix.netcom.com
 Email: gop@us.ibm.com

**NCITS Secretariat** 

NCITS Secretariat Telephone: 202-737-8888 1250 Eye Street, NW Suite 200 Facsimile: 202-638-4922 Washington, DC 20005 Email: ncits@itic.org

T10 Reflector Internet address for subscription to the T10 reflector: majordomo@symbios.com

The message body should be: subscribe t10

Internet address for distribution via T10 reflector: T10@symbios.com

**Document Distribution** 

Global Engineering Telephone: 303-792-2181 or 15 Inverness Way East 800-854-7179 Englewood, CO 80112-5704 Facsimile: 303-792-2192

#### **ABSTRACT**

This standard defines mechanical, electrical, timing requirements, command, and the task management delivery protocol requirements to transfer commands and data between SCSI devices attached to a SCSI parallel interface. This standard is intended to be used in conjunction with the SCSI command sets. The resulting interface facilitates the interconnection of computers and intelligent peripherals and thus provides a common interface standard for both system integrators and suppliers of intelligent peripherals.

#### PATENT STATEMENT

**CAUTION:** The developers of this standard have requested that holders of patents that may be required for the implementation of the standard, disclose such patents to the publisher. However, neither the developers nor the publisher have undertaken a patent search in order to identify which, if any, patents may apply to this standard. As of the date of publication of this standard, following calls for the identification of patents that may be required for the implementation of the standard, notice of one or more claims has been received.

By publication of this standard, no position is taken with respect to the validity of this claim or of any rights in connection therewith. The known patent holder has, however, filed a statement of willingness to grant a license under these rights on reasonable and nondiscriminatory terms and conditions to applicants desiring to obtain such a license. Details may be obtained from the publisher.

No further patent search is conducted by the developer or the publisher in respect to any standard it processes. No representation is made or implied that licenses are not required to avoid infringement in the use of this standard.

# **Contents**

	Page
Foreword	
Introduction	xviii
1 Scope	1
Т Осоро	
2 Normative references	3
2.1 Normative references	3
2.2 Approved references	3
2.3 References under development	4
2.4 Other references	4
3 Definitions, symbols, abbreviations, and conventions	4
3.1 Definitions	
3.2 Symbols and abbreviations	
3.3 Keywords	
3.4 Conventions	
3.5 Notation for Procedures and Functions	
4 General	13
4.0.1 Data transfer modes	
4.1 Cables, Connectors, Signals, Transceivers	
4.2 Physical architecture of bus	
4.3 Physical topology details and definitions	
4.4 Bus loading	
4.5 Termination requirements	
4.6 SCSI device Addressing	
4.7 Data transfers	
4.8 Data transfer modes	
4.8.1 ST DATA phase parallel transfers	20
4.8.2 DT DATA phase parallel transfers	20
4.8.2.1 Data group transfers	21
4.8.2.2 Information unit transfers	21
4.9 Protocol	21
5 SCSI parallel interface connectors	25
5.1 SCSI parallel interface connectors overview	
5.2 Nonshielded connector	
5.2.1 Nonshielded connector alternative 1 - A cable	
5.2.2 Nonshielded connector alternative 2 - A cable	
5.2.3 Nonshielded connector alternative 3 - P cable	26
5.2.4 Nonshielded connector alternative 4	26
5.3 Shielded connector	
5.3.1 Shielded connector alternative 1 - A cable	32
5.3.2 Shielded connector alternative 2 - A cable	32
5.3.3 Shielded connector alternative 3 - P cable	
5.3.4 Shielded connector alternative 4 - P cable	
5.4 Connector contact assignments	
5.4.1 SE assignments	
5.4.2 Differential connector contact assignments	45
6 SCSI bus interconnect	48
6.1 SCSI bus interconnect overview	48
6.2 SCSI bus cables	
6.3 Interconnect characteristics for signals	
6.4 Decoupling characteristics for TERMPWR lines	

6.5 Connection requirements for RESERVED lines	
6.6 Cables used with SE transceivers	
6.6.1 SE ground offset	
6.7 Cables used with LVD transceivers	
6.7.1 LVD stub length and spacing	53
7 SCSI parallel interface electrical characteristics	54
7.1 SCSI parallel interface electrical characteristics overview	
7.2 SE alternative	
7.2.1 SE termination	
7.2.2 SE output characteristics	
7.2.3 SE input characteristics	
7.2.4 SE input and output characteristics	
7.3 LVD alternative	
7.3.1 LVD termination	60
7.3.2 LVD driver characteristics	64
7.3.3 LVD receiver characteristics	
7.3.4 LVD capacitive loads	
7.3.4.1 Management of LVD release glitches	
7.3.5 SE/HVD transmission mode detection	
7.3.5.1 LVD DIFFSENS driver	
7.3.5.2 LVD DIFFSENS receiver	
7.4 LVD/MSE multimode alternative	
7.4.1 LVD/MSE multimode termination	
7.4.2 LVD/MSE multimode transceiver characteristics	
7.4.3 Ground drivers	
7.5 Terminator power	75
8 SCSI bus signals	77
8.1 SCSI bus signals overview	
8.2 Signal descriptions	
8.3 Requirements for DB(P1) during DT data transfers	
8.4 Requirements for P_CRCA during information unit transfers	
8.5 Signal states	
8.5.1 SE signals	
8.5.2 LVD signals	
8.6 OR-tied signals	
8.7 Signal sources	
•	
9 SCSI parallel bus timing	83
9.1 SCSI parallel bus timing values	83
9.2 Timing description	
9.2.1 Arbitration delay	
9.2.2 ATN transmit setup time	
9.2.3 ATN receive setup time	
9.2.4 Bus clear delay	
9.2.5 Bus free delay	
9.2.6 Bus set delay	
9.2.7 Bus settle delay	
9.2.8 Cable skew	
9.2.9 pCRC Receive hold time	
9.2.10 pCRC Receive setup time	
9.2.11 pCRC Transmit hold time	
9.2.12 pCRC Transmit setup time	
9.2.14 DIFFSENS voltage filter time	
9.2.15 Physical disconnection delay	
0.2. 10 1 hydical didoonii collon dolay	01

	87
9.2.17 QAS arbitration delay	87
9.2.18 QAS assertion delay	87
9.2.19 QAS release delay	
9.2.20 QAS non-DATA phase REQ (ACK) period	87
9.2.21 Receive assertion period	
9.2.22 Receive hold time	88
9.2.23 Receive negation period	88
9.2.24 Receive setup time	
9.2.25 Receive REQ (ACK) period tolerance	88
9.2.26 REQ (ACK) period	88
9.2.27 Reset delay	88
9.2.28 Reset hold time	88
9.2.29 Reset to selection	88
9.2.30 Selection abort time	88
9.2.31 Selection time-out delay	89
9.2.32 Signal Timing Skew	89
9.2.33 System deskew delay	89
9.2.34 Transmit assertion period	
9.2.35 Transmit hold time	89
9.2.36 Transmit negation period	89
9.2.37 Transmit setup time	89
9.2.38 Transmit REQ (ACK) period tolerance	89
9.3 Measurement points	89
9.3.1 SE fast-5 and fast-10 data transfer rates	
9.3.2 SE fast-20 data transfer rates	90
9.3.3 LVD data transfer rates	91
9.4 Setup and hold timings	93
9.4.1 ST data transfer calculations	93
9.4.2 DT data transfer calculations	95
10 SCSI bus phases	
10.1 BUS FREE phase	97
10.1 BUS FREE phase	97
10.1 BUS FREE phase	97 97
10.1 BUS FREE phase 10.1.1 Unexpected and expected bus free 10.2 Arbitration	97 98 98
10.1 BUS FREE phase 10.1.1 Unexpected and expected bus free 10.2 Arbitration	97 98 98
10.1 BUS FREE phase 10.1.1 Unexpected and expected bus free 10.2 Arbitration 10.2.1 NORMAL ARBITRATION phase 10.2.2 QAS protocol 10.2.2.1 QAS phase	97 98 98 99
10.1 BUS FREE phase 10.1.1 Unexpected and expected bus free 10.2 Arbitration 10.2.1 NORMAL ARBITRATION phase 10.2.2 QAS protocol 10.2.2.1 QAS phase 10.3 SELECTION phase	97 98 98 99
10.1 BUS FREE phase 10.1.1 Unexpected and expected bus free 10.2 Arbitration 10.2.1 NORMAL ARBITRATION phase 10.2.2 QAS protocol 10.2.2.1 QAS phase 10.3 SELECTION phase 10.3.1 Selection	97989899100101
10.1 BUS FREE phase 10.1.1 Unexpected and expected bus free 10.2 Arbitration	97989899100101101
10.1 BUS FREE phase 10.1.1 Unexpected and expected bus free 10.2 Arbitration	979899100101101
10.1 BUS FREE phase 10.1.1 Unexpected and expected bus free 10.2 Arbitration	979899100101101101
10.1 BUS FREE phase 10.1.1 Unexpected and expected bus free 10.2 Arbitration	979898100101101101101
10.1 BUS FREE phase 10.1.1 Unexpected and expected bus free 10.2 Arbitration	97989899100101101101101102
10.1 BUS FREE phase 10.1.1 Unexpected and expected bus free 10.2 Arbitration 10.2.1 NORMAL ARBITRATION phase 10.2.2 QAS protocol 10.2.2.1 QAS phase 10.3 SELECTION phase 10.3.1 Selection 10.3.1.1 Selection using attention condition 10.3.1.1.1 Information unit transfers disabled 10.3.1.2 Information unit transfers enabled 10.3.1.3 Selection using attention condition time-out procedure 10.3.1.2 Selection without using attention condition 10.3.1.2 Selection without using attention condition	97989899100101101101101102102
10.1 BUS FREE phase 10.1.1 Unexpected and expected bus free 10.2 Arbitration 10.2.1 NORMAL ARBITRATION phase 10.2.2 QAS protocol 10.2.2.1 QAS phase 10.3 SELECTION phase 10.3.1 Selection 10.3.1.1 Selection using attention condition 10.3.1.2 Information unit transfers disabled 10.3.1.3 Selection using attention condition time-out procedure 10.3.1.2 Selection without using attention condition 10.3.1.2 Selection without using attention condition	97989899101101101101102102
10.1 BUS FREE phase 10.1.1 Unexpected and expected bus free 10.2 Arbitration 10.2.1 NORMAL ARBITRATION phase 10.2.2 QAS protocol 10.2.2.1 QAS phase 10.3 SELECTION phase 10.3.1 Selection 10.3.1.1 Selection using attention condition 10.3.1.2 Information unit transfers disabled 10.3.1.3 Selection using attention condition time-out procedure 10.3.1.2 Selection without using attention condition 10.3.1.2 Selection without using attention condition	97989899100101101101102102103
10.1 BUS FREE phase 10.1.1 Unexpected and expected bus free 10.2 Arbitration 10.2.1 NORMAL ARBITRATION phase 10.2.2 QAS protocol 10.2.2.1 QAS phase 10.3 SELECTION phase 10.3.1 Selection 10.3.1.1 Information unit transfers disabled 10.3.1.2 Information unit transfers enabled 10.3.1.3 Selection using attention condition time-out procedure 10.3.1.2 Selection without using attention condition 10.3.1.2 Selection without using attention condition 10.3.1.2 Selection without using attention condition 10.3.1.2.1 Selection without using attention condition time-out procedure 10.4 RESELECTION phase 10.4.1 Physical reconnection 10.4.1.1 Physical reconnection time-out procedure	
10.1 BUS FREE phase 10.1.1 Unexpected and expected bus free 10.2 Arbitration 10.2.1 NORMAL ARBITRATION phase 10.2.2 QAS protocol 10.2.2.1 QAS phase 10.3 SELECTION phase 10.3.1 Selection 10.3.1.1 Selection using attention condition 10.3.1.1.1 Information unit transfers disabled 10.3.1.2 Information unit transfers enabled 10.3.1.3 Selection using attention condition time-out procedure 10.3.1.2 Selection without using attention condition 10.3.1.2 Selection without using attention condition 10.3.1.2.1 Selection without using attention condition 10.3.1.2.1 Physical reconnection 10.4.1 Physical reconnection 10.4.1.1 Physical reconnection time-out procedure	
10.1 BUS FREE phase 10.1.1 Unexpected and expected bus free 10.2 Arbitration 10.2.1 NORMAL ARBITRATION phase 10.2.2 QAS protocol 10.2.2.1 QAS phase 10.3 SELECTION phase 10.3.1 Selection 10.3.1.1 Selection using attention condition 10.3.1.2 Information unit transfers disabled 10.3.1.3 Selection using attention condition time-out procedure 10.3.1.2 Selection without using attention condition 10.3.1.2 Selection without using attention condition 10.3.1.2 Selection without using attention condition 10.3.1.2.1 Selection without using attention condition 10.4.1 Physical reconnection 10.4.1 Physical reconnection time-out procedure 10.5 Information transfer phases 10.5.1 Asynchronous information transfer	
10.1 BUS FREE phase 10.1.1 Unexpected and expected bus free 10.2 Arbitration 10.2.1 NORMAL ARBITRATION phase 10.2.2 QAS protocol 10.2.2.1 QAS phase 10.3 SELECTION phase 10.3.1 Selection 10.3.1.1 Information unit transfers disabled 10.3.1.2 Information unit transfers enabled 10.3.1.2 Information unit transfers enabled 10.3.1.2 Selection without using attention condition time-out procedure 10.3.1.2 Selection without using attention condition 10.3.1.1.1 Physical reconnection 10.4.1 Physical reconnection 10.4.1.1 Physical reconnection time-out procedure 10.5 Information transfer phases 10.5.1 Asynchronous information transfer 10.5.2 Synchronous data transfer	97989899101101101102102103104104105
10.1 BUS FREE phase 10.1.1 Unexpected and expected bus free 10.2 Arbitration 10.2.1 NORMAL ARBITRATION phase 10.2.2 QAS protocol 10.2.2.1 QAS phase 10.3 SELECTION phase 10.3.1 Selection 10.3.1.2 Selection using attention condition 10.3.1.1 Information unit transfers disabled 10.3.1.1.2 Information unit transfers enabled 10.3.1.2 Selection without using attention condition time-out procedure 10.3.1.2 Selection without using attention condition 10.3.1.1 Selection without using attention condition 10.3.1.1 Selection without using attention condition 10.3.1.2 Selection without using attention condition 10.3.1.2.1 Selection without using attention condition time-out procedure 10.4 RESELECTION phase 10.4.1 Physical reconnection 10.4.1.1 Physical reconnection 10.5.1 Asynchronous information transfer 10.5.2 Synchronous data transfer 10.5.2 Synchronous data transfer	
10.1 BUS FREE phase 10.1.1 Unexpected and expected bus free 10.2 Arbitration 10.2.1 NORMAL ARBITRATION phase 10.2.2 QAS protocol 10.2.2.1 QAS phase 10.3 SELECTION phase 10.3.1 Selection 10.3.1.1 Information unit transfers disabled 10.3.1.1.2 Information unit transfers enabled 10.3.1.1.3 Selection using attention condition time-out procedure 10.3.1.2 Selection without using attention condition time-out procedure 10.3.1.2 Selection without using attention condition 10.3.1.1.1 Selection without using attention condition 10.3.1.2 Selection without using attention condition 10.4.1.2 Negration without using attention condition time-out procedure 10.4 RESELECTION phase 10.4.1 Physical reconnection 10.4.1.1 Physical reconnection 10.4.1.1 Physical reconnection time-out procedure 10.5 Information transfer phases 10.5.1 Asynchronous information transfer 10.5.2 Synchronous data transfer 10.5.2.3 DT synchronous data transfer	
10.1 BUS FREE phase 10.1.1 Unexpected and expected bus free 10.2 Arbitration 10.2.1 NORMAL ARBITRATION phase 10.2.2 QAS protocol 10.2.2.1 QAS phase 10.3 SELECTION phase 10.3.1 Selection 10.3.1.1 Information unit transfers disabled 10.3.1.2 Information unit transfers enabled 10.3.1.3 Selection using attention condition time-out procedure 10.3.1.2 Selection without using attention condition time-out procedure 10.3.1.1 Selection without using attention condition 10.3.1.2 Information unit transfers enabled 10.3.1.3 Selection without using attention condition 10.4.1.1 Physical reconnection time-out procedure 10.4 RESELECTION phase 10.4.1 Physical reconnection 10.5.1 Information transfer phases 10.5.1 Asynchronous information transfer 10.5.2 Synchronous data transfer 10.5.2.2 DT synchronous data transfer 10.5.2.2 DT synchronous data transfer	
10.1 BUS FREE phase 10.1.1 Unexpected and expected bus free 10.2 Arbitration 10.2.1 NORMAL ARBITRATION phase 10.2.2 QAS protocol 10.2.2.1 QAS phase 10.3 SELECTION phase 10.3.1 Selection 10.3.1.1 Information unit transfers disabled 10.3.1.1.2 Information unit transfers enabled 10.3.1.1.3 Selection using attention condition time-out procedure 10.3.1.2 Selection without using attention condition time-out procedure 10.3.1.1 Selection without using attention condition 10.3.1.1.1 Selection without using attention condition 10.3.1.2 Selection without using attention condition 10.4.1.2 Information transfer phase 10.4.1 Physical reconnection 10.4.1.1 Physical reconnection time-out procedure 10.5 Information transfer phases 10.5.1 Asynchronous information transfer 10.5.2 Synchronous data transfer 10.5.2.1 ST synchronous data transfer	

10.5.2.2.2 Data Group data field transfer	108
10.5.2.2.2.1 Data Group Pad field and pCRC field transfer to initiator	
10.5.2.2.2 Data Group Pad field and pCRC field transfer to target	
10.5.2.3 Wide data transfer	
10.6 COMMAND phase	
10.6.1 Command phase exception condition handling	
10.7 DATA phase	
10.7.1 DT DATA IN phase	113
10.7.2 DT DATA OUT phase	113
10.7.3 ST DATA IN phase	113
10.7.4 ST DATA OUT phase	113
10.8 STATUS phase	
10.8.1 STATUS phase exception condition handling	113
10.9 MESSAGE phase	113
10.9.1 MESSAGE IN phase	114
10.9.1.1 MESSAGE IN phase exception condition handling	
10.9.2 MESSAGE OUT phase	
10.9.2.1 MESSAGE OUT phase exception condition handling	
10.10 Signal restrictions between phases	115
11 Data bus protection	
11.1 ST data bus protection (parity checking rules)	
11.2 DT data bus protection (CRC)	
11.2.1 Error detection capabilities	
11.2.2 Order of bytes in the CRC field	
11.2.3 CRC generation and checking	
11.2.4 Test cases	119
12 SCSI bus conditions	
12.1 Attention condition	
12.2 Hard reset	
12.3 Reset events	
12.3.1 Transceiver mode change reset event	121
13 SCSI bus phase sequences	122
13.1 Phase sequences for physical reconnection and selection using attention condition with info	
tion unit transfers disabled	
13.2 Phase sequences for selection without using attention condition with information unit transfer	
abled	
13.3 Phase sequences for selection without using attention condition/physical reconnection with	
mation unit transfers enabled	
mation that transfers enabled	120
14 SPI information unit sequences	127
14.1 Information unit transfer logical operations	127
14.2 SPI information units	
14.2.1 SPI command information unit	132
14.2.2 SPI L_Q information unit	
14.2.3 SPI data information unit	
14.2.4 SPI data stream information unit	
14.2.5 SPI status information unit	
15 SCSI pointers	141
•	• •
16 SCSI Protocol messages	142
16.1 Message protocols and formats	
16.1.1 Message protocol rules	
16.1.2 Message formats	142

16.1.2.1 One-byte messages	143
16.1.2.2 Two-byte messages	
16.1.2.3 Extended messages	
16.2 Link control messages	
16.2.1 DISCONNECT	
16.2.2 IDENTIFY	146
16.2.3 IGNORE WIDE RESIDUE	147
16.2.4 INITIATOR DETECTED ERROR	148
16.2.5 MESSAGE PARITY ERROR	148
16.2.6 MESSAGE REJECT	148
16.2.7 MODIFY DATA POINTER	149
16.2.8 NO OPERATION	
16.2.9 PARALLEL PROTOCOL REQUEST	
16.2.9.1 Target initiated PARALLEL PROTOCOL REQUEST negotiation	
16.2.9.2 Initiator initiated PARALLEL PROTOCOL REQUEST negotiation	
16.2.10 QAS REQUEST	
16.2.11 RESTORE POINTERS	
16.2.12 SAVE DATA POINTER	
16.2.13 SYNCHRONOUS DATA TRANSFER REQUEST	
16.2.13.1 Target initiated SDTR negotiation	
16.2.13.2 Initiator initiated SDTR negotiation	
16.2.14 TASK COMPLETE	
16.2.15 WIDE DATA TRANSFER REQUEST	
16.2.15.1 Target initiated WDTR negotiation	
16.2.15.2 Initiator initiated WDTR negotiation	
16.3 Task attribute messages	
16.3.1 ACA	
16.3.2 HEAD OF QUEUE	
16.3.3 LINKED COMMAND COMPLETE	
16.3.4 ORDERED	
16.3.5 SIMPLE	
16.3.6 Task management messages	
16.3.7 ABORT TASK	
16.3.8 ABORT TASK SET	
16.3.9 CLEAR ACA	
16.3.10 CLEAR TASK SET	
16.3.11 LOGICAL UNIT RESET	
16.3.12 TARGET RESET	167
17 Command pressessing considerations and expention conditions	160
17 Command processing considerations and exception conditions	160
17.1 Asynchronous event notification	
17.3 Unexpected RESELECTION phase	
17.5 Offexpected NEGLECTION priase	103
18 SCSI management features for the SCSI parallel interface	170
18.1 SCSI mode parameters	
18.1.1 Disconnect-reconnect mode page	
18.1.2 Logical Unit Control mode page	
18.1.3 Port Control mode page	
10.1.0 1 of Control Mode page	17
19 SCSI parallel interface services	175
19.1 Procedure terms	
19.2 Application client SCSI command services	
19.2.1 Send SCSI command service	
19.3 Device server SCSI command services	
19.3.1 Data-in delivery service	
19.3.2 Data-out delivery service	

19.4 Task management services	178
19.4.1 Task management function service	178
19.4.1.1 ABORT TASK	
19.4.1.2 ABORT TASK SET	
19.4.1.3 CLEAR ACA	
19.4.1.4 CLEAR TASK SET	
19.4.1.5 LOGICAL UNIT RESET	
19.4.1.6 RESET SERVICE DELIVERY SUBSYSTEM	
19.4.1.8 WAKEUP	
10.11.10 17.11.201	
Annex A Additional requirements for LVD SCSI drivers and receivers	180
A.1 System level requirements	180
A.2 Driver requirements	
A.3 Receiver characteristics	
A.4 Transceiver characteristics	190
Annex B SCSI bus fairness	192
B.1 Model	192
B.2 Determining fairness by monitoring prior bus activity	
B.3 Fairness algorithm	
B.4 Additional comments	
Annex C Nonshielded connector alternative 4	195
C.1 Nonshielded connector alternative 4 Signal Definitions	
Annex D Removal and insertion of SCSI devices	202
D.1 Removal and insertion of SCSI devices overview	202
D.2 Case 1 - Power off during removal or insertion	202
D.3 Case 2 - RST signal asserted continuously during removal or insertion	
D.4 Case 3 - Current I/O processes not allowed during insertion or removal	
D.5 Case 4 - Current I/O process allowed during insertion or removal	203
Annex E Interconnecting buses of different widths	204
Annex F Cabling and cable measurement method recommendations	207
F.1 Cabling	207
F.2 Cable measurement	207
Annex G Transmission line considerations for fast-20 data transfer rates	209
Annex H Measuring SE pin capacitance	212
Annex I SCSI ICONS	213
Annex J Backplane Construction Guidelines	215
J.1 Universal backplane construction	
Annex K SCSI-3 to SCSI-2 terminology mapping	
Annex L Physical Layer Integrity Checking	230

L.1 Introduction	230
L.2 Integrity checking methods	230
L.3 Fall back	
L.4 System considerations	
L.5 Buffer protection	
L.6 Failure modes during integrity checking	

# **Tables**

	Page
1 Transceiver/speed support map	
2 Cross-reference to A cable contact assignments	
3 SE contact assignments - A cable	
4 SE contact assignments - P cable	
5 SE contact assignments - nonshielded alternative 4 connector	
6 LVD/MSE contact assignments - A cable	
7 LVD/MSE contact assignments - P cable	
8 LVD/MSE contact assignments - nonshielded alternative 4 connector	
9 Recommended minimum conductor size	
10 SE Transmission line impedance of cable at maximum indicated data transfer rate	
11 LVD transmission line impedance of cable at indicated data transfer rate	
12 SE maximum bus path length between terminators	
13 LVD maximum bus path length between terminators	
14 Minimum stub connection spacing rules for LVD SCSI devices	
15 Electrical input requirements at the device connector	
16 Input current requirements at the device connector for lines not being driven by the device	
17 SE steady state output voltage characteristics	
18 SE input voltage characteristics	
19 SE input and output electrical characteristics	
20 1-V requirements for differential impedance, common mode impedance, and V <sub>BIAS</sub> tests	
22 Values for LVD capacitive loads	
23 Non-QAS glitch management requirements for SCSI devices using LVD drivers	
24 LVD DIFFSENS driver specifications	
25 DIFFSENS receiver operating requirements	
26 Terminator power characteristics at the terminator	
27 Arbitration priorities by SCSI ID	
28 Signal sources	
29 SCSI bus control timing values	
30 SCSI bus data & information phase ST timing values	
31 SCSI bus data & information phase ST timing values	
32 Information transfer phases	
33 Wide SCSI byte order	
34 Parity checking rules for SELECTION and RESELECTION phases	
35 SPI command information unit	
36 TASK ATTRIBUTE	
37 TASK MANAGEMENT FLAGS	_
38 SPI L_Q information unit	
39 TYPE	
40 SPI data information unit	
41 SPI data stream information unit	
42 SPI status information unit	
43 PACKETIZED FAILURES field	
44 PACKETIZED FAILURE CODE	
45 Message format	
46 Extended message format	
47 Link control message codes	
48 IDENTIFY message format	
49 IGNORE WIDE RESIDUE message format	
50 IGNORE field definition	
51 MODIFY DATA POINTER message format	
52 PARALLEL PROTOCOL message format	
53 TRANSFER PERIOD FACTOR field	
54 Valid protocol options bit combinations	
55 PARALLEL PROTOCOL REQUEST messages implied agreements	

56 SYNCHRONOUS DATA TRANSFER message format	174
57 TRANSFER PERIOD FACTOR field	
58 SDTR messages implied agreements	176
59 WIDE DATA TRANSFER message format	178
60 WDTR messages implied agreements	179
61 Task attribute message codes	181
62 ACA message format	
63 HEAD OF QUEUE message format	
64 ORDERED message format	182
65 SIMPLE message format	
66 Task management message codes	183
67 Mode page codes for the SCSI parallel interface	
68 Disconnect-reconnect page (02h)	
69 DATA TRANSFER DISCONNECT CONTROL	190
70 Logical Unit Control page (18h)	191
71 Port Control page (19h)	
72 This standards terms mapped to terms from other SCSI standards	193
73 Procedure terms	
74 Processing of send SCSI command service procedure	
75 Processing of data-in delivery service procedure	
76 Processing of data-out delivery service procedure	
A.1 System level requirements	
A.2 Driver steady-state test limits and conditions	
A.3 Driver switching test circuit parameters	
A.4 Dynamic output balance limits	
A.5 Receiver steady state input voltage ranges	
A.6 Receiver minimum and maximum input voltages.	
C.1 Voltage specification limits	
C.2 Charge supply to SCSI device	
C.3 Output characteristics of drive ACTIVE LED OUT signal	
C.4 Definition of motor start controls	216
C.5 Electronic requirements for input controls	
C.6 SCSI device ID selection signals	
J.1 Dielectric constants	
K.1 SPI-3 to SCSI-2 terminology mapping	247

# **Figures**

	Page
1 General Structure of SCSI	
2 SE SCSI bus	
3 Differential SCSI bus	
4 SCSI bus topology details	17
5 ST latching data vs. DT latching data	
6 ST data transfer example	
7 DT data transfer example	
8 SCSI Parallel Interface service reference mode	
9 Model for a four step confirmed service	
10 Model for a two step confirmed service	
11 50/68-contact alternative 1/alternative 3 nonshielded SCSI device connector	
12 50/68-contact alternative 1/alternative 3 nonshielded mating connector	
13 50-contact alternative 2 nonshielded SCSI device connector (A cable)	
14 50-contact alternative 2 nonshielded mating connector (A cable)	
15 80-contact alternative 4 nonshielded SCSI device connector (P cable)	
16 80-contact alternative 4 nonshielded contact positions (P cable)	
17 50-contact alternative 1 shielded SCSI device connector (A cable)	
18 50-contact alternative 1 shielded mating connector (A cable)	
19 50-contact alternative 2 shielded SCSI device connector (A cable)	
20 50-contact alternative 2 shielded mating connector (A cable)	
21 68-contact alternative 3 shielded SCSI device connector (P cable)	
22 68-contact alternative 3 shielded mating connector (P cable)	
23 68-contact alternative 4 shielded SCSI device connector (P cable)	
24 68-contact alternative 4 shielded contact positions (P cable)	
25 Terminator decoupling example	
26 Active negation current vs. voltage	
27 SE A.C. test circuit	
28 LVD bus terminator	
29 Test circuit for terminator differential impedance	
30 Termination I-V characteristics for differential and common mode impedance tests	
31 Test circuit for termination common mode impedance test	
32 Termination balance test configuration	
33 Termination balance test data definition	
34 LVD transceiver architecture	
35 LVD receiver example	
36 LVD Capacitive loads	
37 LVD DIFFSENS driver signal definitions	
38 DIFFSENS receiver function	
39 LVD DIFFSENS receiver example	
40 Multimode terminator architecture	
41 Multimode transceiver architecture	
42 Voltage and current definitions	
43 Signaling sense	
44 Fast-5 and fast-10 SE timing measurement points	
45 Fast-20 SE timing measurement points	
46 LVD timing measurement points for ST data transfers	
47 LVD timing measurement points for DT data transfers	
48 System setup and hold timings for ST data transfers (all times in ns)	
49 System setup and hold timings for DT data transfers (all times in ns)	
50 CRC generation and transmission	
51 Phase sequences for selection using attention condition/physical reconnection and infor	
transfers disabled	
52 Phase sequences for selection without using attention condition and information unit tran	isters disabled
125	
53 Phase sequences for selection without using attention condition/physical reconnection a	nd information

unit transfers enabled	126
54 SPI information unit sequence during initial connection	128
55 SPI information unit sequence during data type transfers	129
56 SPI information unit sequence during data stream type transfers	
57 SPI information unit sequence during status transfers	131
A.1 Differential steady-state output voltage test circuit	182
A.2 Domain for driver assertion and negation levels	183
A.3 Driver offset steady-state voltage test circuit	184
A.4 Common mode output voltage test	184
A.5 Driver short-circuit test circuit	
A.6 Open-circuit output voltage test circuit	185
A.7 Differential output switching voltage test circuit	186
A.8 Driver output signal waveform	187
A.9 Driver offset switching voltage test circuit	188
A.10 Receiver input voltage threshold test circuit	190
A.11 Transceiver off-state output current test circuit	191
C.1 Sample circuit for mated indications	
E.1 Interconnecting SE A and P cables	
E.2 Interconnecting single-ended LVD/MSE A and P cables	
F.1 Differential impedance measurement	
G.1 Minimum device spacing versus bus and device capacitance	211
I.1 SE icon for SCSI	213
I.2 LVD icon for SCSI	
I.3 SE/LVD multimode icon for SCSI	214
J.1 Microstrip geometry	215
J.2 Embedded microstrip geometry	216
J.3 Stripline geometry	216
J.4 Dual stripline geometry	
J.5 Lossless model for differential impedance	
J.6 Edge coupled differential microstrip	220
J.7 Edge coupled differential stripline	220
J.8 Broadside coupled differential stripline	220
J.9 Typical transmission line element	224

# **Revision History**

#### **Revision 0**

- a) Removed TERMINATE TASK message.
- b) Incorporated the Packetized SCSI proposal (97-230r6) into this document.

#### **Revision 1**

- a) Table 16 was changed based on SPI-3 working group meeting minutes dated 7/14/98. This change was generated because of document number 98-197r0. The TBDs had values assigned at the 5/15/98 SPI-3 working group meeting.
- b) Add in words that were in SPI-2 that were not carried over when packetized was added to SPI-2 in the 'selection with atn' and 'selection without atn' sections.
- c) Fixed the incorrect initiator connection section to make it clear as to when it can occur.
- d) Replaced IUTR with PPR per proposal 98-180r3.
- e) Removed HVD per t10 vote in September 98 plenary meeting.
- f) Made changes and additions per 98-153r6 proposal.
- g) Made changes and additions per 98-177r6 proposal.
- h) Made changes and additions per 97-199r9 proposal.
- i) Added in definitions of multidrop and point-to-point into the glossary per Lohmeyer email dated 10/27/98.
- j) Added in the universal backplane annex per proposal 98-101r1.

#### **Revision 2**

a) Fixup from comments received during 11/9/98 t10 meeting week.

#### **Revision 3**

- a) Fixed from comments received from email.
- b) The following editors notes where resolved:
  - A) The above change was requested in an email dated 11/16/98 from Compaq (RE)
  - B) The above now points to shielded alternative 3 instead of 2. 2 was the low density connector but the requirements are only specified for high density connectors.
  - C) The above paragraph was taken from ANNEX F of SPI. There is a good chance it should have not been removed when ANNEX F was removed. Should it be placed here, somewhere else, or deleted from the standard. There is also a description of SE connector positions in 6.6.
  - D) This should be moved to a place that covers both SE and differential. There also has been a paragraph added to 5.2.
  - E) In the above should table 16 also be referenced?
  - F) QA uses the message phase to indicate the start of QA and the message phase is an information transfer so therefore in QA information transfers talk to all QA enabled SCSI devices not just two SCSI devices. The underlined above takes care of this problem.

G)

#### **Revision 4**

- a) Incorporated the following proposals
  - A) 98-244r0 Removing SCAM from SPI-3
  - B) 99-102r5 STT Time-out Function
  - C) 99-104r1 Message IU Definition
  - D) 99-019r0 Clarification of MODIFY DATA POINTER message
  - E) 99-112r2 Synchronous ATN Timing
  - F) 99-113r2 DiffSense Timing
  - G) 99-127r4 LVD Timing Diagram Correction
  - H) 99-132r0 Removing zero length data transfers with CRC
  - I) 99-133r0 Timing for the SCSI RST line CRC
  - J) 99-134r1 PPR Protocol options negotiation

- K) 99-157r1 Proposed modifications to SPI-3 description of DT CRC transfers
- L) 99-158r3 Very long CDB definition for FCP-2 and SPI-3
- M) Add four reserved bytes to L\_Q IU (plenary vote on 3/11/99)
- b) Changed all QA to QAS, quick arbitration to QAS, and quick arbitrate to QAS.
- c) Made all references to P1 DB(P1)
- d) Made references to P\_CRCA be DB(P\_CRCA) when the term is being used to reference the parity properties of the signal and P\_CRCA when the term is being used to reference the CRC properties of the signal. If P\_CRCA was referencing both then P\_CRCA is used.
- e) Incorporated several comments from emails all of which where editorial unless noted with a editors comment.

#### **Revision 5**

- a) Incorporated the following proposals
  - A) 99-108r3 Clarification of interaction of SDTR/WDTR messages with PPR message
- b) Incorporated editorial comments received by email.
- c) Incorporated comments from the 4/8 working group meeting.

#### **Revision 6**

- a) Incorporated the following proposals
  - A) 98-235r4 Proposed Integrity Checking Annex for SPI-3
  - B) 98-246r1 "May not"/"Cannot" clarifications in SPI-3
  - C) 99-139r4 Packet Protocol Extensions
  - D) 99-147r0 Make CT and TTD obsolete
  - E) 99-169r1 Groundwork for Expander Communication
  - F) 99-170r1 Packetized cleanup and improvements
  - G) 99-173r0 Restrict QAS to Packetized
  - H) 99-174r0 Annex A Modification
  - I) 99-183r1 Slow DT Timing Revision Proposal for SPI-3
  - J) 99-184r1 Misc. SPI-3 technical changes
- b) Incorporated comments form the 5/4 working group meeting.

#### Revsion 7

- a) Incorporated comments form the 5/17 5/18 editors meeting
- b) Renumbered many sections
- c) Moved hot plug section to norminative annex
- d) packetized model added to section 4

#### **Foreword**

This foreword is not part of ANSI NCITS. - 199x.

The SCSI Parallel Interface-3 standard is divided into the following clauses:

- Clause 1 is the scope;
- Clause 2 enumerates the normative references that apply to this standard;
- Clause 3 describes the definitions, symbols, conventions and abbreviations used in this standard;
- Clause 4 describes the SCSI parallel interface model used in this standard;
- Clause 5 describes the connectors;
- Clause 6 describes the cable characteristics:
- Clause 7 describes the electrical characteristics;
- Clause 8 describes the SCSI bus signals;
- Clause 9 describes the bus timing;
- Clause 10 describes the removal and insertion of parallel SCSI devices;
- Clause 11 describes the SCSI parallel protocol characteristics;

Annexes A, B, and C form an integral part of this standard. Annexes D through J are for information purposes only.

Requests for interpretation, suggestions for improvement and addenda, or defect reports are welcome. They should be sent to the NCITS Secretariat, ITI, 1250 Eye Street, NW, Suite 200, Washington, DC 20005-3922.

This standard was processed and approved for submittal to ANSI by National Committee for Information Technology Standardization (NCITS). Committee approval of this standard does not necessarily imply that all committee members voted for approval. At the time it approved this standard, NCITS had the following members:

Karen Higginbottom, Chair David Michael, Vice-chair Monica Vago, Secretary

Organization Represented	Name of Representative
Apple Computer Inc	.David Michael
AT&T	Thomas Frost
Bull HN Information Systems Inc	Randall Kilmartin
Compaq Computer Corporation	Scott Jameson
Hewlett-Packard Company	Karen Higginbottom
Hitachi American Ltd	John Neumann
IBM Corporation	Ronald F. Silletti
Institute for Certification of Computer Professionals	Kenneth M. Zemrowski
Lucent Technologies Inc	Herbert Bertine
National Institute of Standards & Technology	Michael Hogan
Panasonic Technologies Inc	Judson Hofmann
Perennial	Barry Hedquist

Share Inc. Dave Thewlis
Sony Electronics Inc. Masataka Ogawa
Sun Microsystems Inc. Carl Cargill
Sybase Inc. Donald Deutsch
Unisys Corporation Arnold F. Winkler
US Department of Defense/DISA Russ Richards
Xerox Corporation Jean Baroness

Technical Committee T10 on Lower Level Interfaces, that approved this standard, had the following members:

John B. Lohmeyer, Chair George O. Penokie, Vice-Chair Ralph O. Weber, Secretary

I. Dal Allan Paul D. Aloisi Harlan Andrews Marcos Barrionuevo Tim Bradshaw Roger Cummings Zane Daggett Joe Dambach Robert C. Elliott Mark Evans Jie Fan Bill Galloway Edward A. Gardner Louis Grantham Kenneth J. Hallam **Edward Haske** Tom Jackson Skip Jones Tasuka Kasebayahi

Tasuka Kasebayahi Thomas J. Kulesza Lawrence J. Lamers Ben-Koon Lin Scott Lindstrom John Lohmeyer Bill Mable Bob Masterson William P. McFerrin Brian McKean Pete McLean Gene Milligan Dennis Moore

Robert Morris

Erich Oetting
Dennis Pak
Doug Piper
Bart Raudebaugh
J. R. Sims
Hayden Smith
Robert N. Snively
Douglas Wagner
Richard Wagner
Jeffrey L. Williams
Anthony Yang
Bill Youngman
Han Zou

Vincent Bastiani (Alt)
Wally Bridgewater (Alt)
Charles Brill (Alt)
Rodger Burke (Alt)
Doug Charnley (Alt)
Dan Colegrove (Alt)
William Dallas (Alt)
Mark Delsman (Alt)
Terry Enright (Alt)
Stephen G. Finch (Alt)
Mike Gerwig (Alt)
Donald R. Getty (Alt)
Chuck Grant (Alt)
Douglas Hagerman (Alt)

William Ham (Alt) Randall C. Hines (Alt) Gerald Houlder (Alt) John Hoy (Alt) David L. Jolley (Alt) Gregory Kapraun (Alt) Ed Kavetsky (Alt) Jim Koser (Alt) Dennis Lang (Alt) Patrick McGarrah (Alt) James McGrath (Alt) E.J. Mondor (Alt) Jay Neer (Alt) Terry Nelson (Alt) Franklin Ng (Alt) Vit Novak (Alt) Janek Rebalski (Alt) Darrell Redford (Alt) Charley Riegger (Alt) Ron Roberts (Alt) Frank Samela (Alt) John P. Scheible (Alt) Alex Shih (Alt)

Gary R. Stephens (Alt)
Arlan P. Stone (Alt)
Jacqueline Sylvia (Alt)
Pete Tobias (Alt)
Jozef Tupy (Alt)
Don Vohar (Alt)
Quang Vuong (Alt)
Matt Wakeley (Alt)
Dean Wallace (Alt)
Frank Wang (Alt)
Michael Wingard (Alt)
Mike Zandy (Alt)

Joseph Spagnuolo (Alt)

# Introduction

The SCSI protocol is designed to provide an efficient peer-to-peer I/O bus with the maximum number of hosts and peripherals determined by the bus width (typically 8 or 16). Data may be transferred asynchronously or synchronously at rates that depend primarily on device implementation and cable length.

# 1 Scope

This standard defines the mechanical, electrical, timing, and protocol requirements of the SCSI parallel interface to allow conforming devices to inter-operate. The SCSI parallel interface is a local I/O bus that may be operated over a wide range of transfer rates. The objectives of the SCSI parallel interface are

- a) To provide host computers with device independence within a class of devices. Thus, different disk drives, tape drives, printers, optical media drives, and other devices may be added to the host computers without requiring modifications to generic system hardware. Provision is made for the addition of special features and functions through the use of vendor-specific options. Reserved areas are provided for future standardization.
- b) To provide compatibility such that conforming SCSI-2, SCSI-3, and SPI-2 devices may interoperate with SPI-3 devices given that the systems engineering is correctly done. Properly conforming SCSI-2, SCSI-3, and SPI-2 devices should respond in an acceptable manner to reject SPI-3 protocol extensions. SPI-3 protocol extensions are designed to be permissive of such rejections and thus allow SCSI-2, SCSI-3, and SPI-2 devices to continue operation without requiring the use of the extensions.

The interface protocol includes provision for the connection of multiple initiators (SCSI devices capable of initiating an I/O process) and multiple targets (SCSI devices capable of responding to a request to perform an I/O process). Distributed arbitration (i.e., bus-contention logic) is built into the architecture of SCSI. A default priority system awards interface control to the highest priority SCSI device that is contending for use of the bus and an optional fairness algorithm is defined.

This standard defines the physical attributes of an input/output bus for interconnecting computers and peripheral devices.

This standard has made obsolete the high voltage differential (HVD) option of differential driver/receivers. Implementations that use HVD should reference the SCSI Parallel Interface-2 Standard (X3.302-1998).

This standard has made obsolete the 32-bit SCSI bus width option. Implementations that use 32-bit wide buses should reference the SCSI Parallel Interface-2 Standard (X3.302-1998).

This standard has made obsolete the SCSI configured automatically (SCAM) option. Implementations that use SCAM should reference the SCSI Parallel Interface-2 Standard (X3.302-1998).

This standard has made obsolete the CONTINUE TASK message and the TARGET TRANSFER DISABLE message. Implementations that use the CONTINUE TASK message or TARGET TRANSFER DISABLE message should reference the SCSI Parallel Interface-2 Standard (X3.302-1998).

Figure 1 is intended to show the general structure of SCSI standards. The figure is not intended to imply a relationship such as a hierarchy, protocol stack, or system architecture.




Figure 1 - General Structure of SCSI

At the time this standard was generated examples of the SCSI general structure included:

#### Physical Interconnects:

Fibre Channel Arbitrated Loop [X3.272-1996]

Fiber Channel - Physical and Signaling Interface [X3.230-1994]

High Performance Serial Bus [IEEE 1394-1995]

SCSI Parallel Interface - 2 [X3.302-1998]

SCSI Parallel Interface - 3 [this standard]

Serial Storage Architecture Physical Layer 1 [X3.293-1996]

Serial Storage Architecture Physical Layer 2 [NCITS.307-199x]

#### Transport Protocols:

SCSI Parallel Interface - 2 [X3.302-1998]

Serial Storage Architecture Transport Layer 1 [X3.295-1996]

SCSI-3 Fiber Channel Protocol [X3.269-1996]

SCSI Fiber Channel Protocol - 2 [X3.269-1996]

SCSI Serial Bus Protocol - 2 [NCITS.325-199x]

Serial Storage Architecture SCSI-2 Protocol [X3.294-1996] Serial Storage Architecture SCSI-3 Protocol [NCITS.309-199x] Serial Storage Architecture Transport Layer 2 [NCITS.308-199x]

#### **Shared Command Set:**

SCSI-3 Primary Commands Standard [X3.301-1997] SCSI Primary Commands-2 Standard [T10/1236D]

#### Device-Type Specific Commands Sets:

SCSI-3 Block Commands [NCITS.306-199x] SCSI-3 Enclosure Services [NCITS.305-199x] SCSI-3 Stream Commands [T10/997D] SCSI-3 Medium Changer Commands [T10/999D] SCSI-3 Controller Commands [X3.276-1997] SCSI Controller Commands - 2 [T10/1225D] SCSI-3 Multimedia Command Set [X3.304-199x] SCSI Multimedia Command Set - 2 [T10/1228D]

#### Architecture Model:

SCSI-3 Architecture Model [X3.270-1996] SCSI Architecture Model - 2 [T10/1157D]

#### Common Access Method:

SCSI Common Access Method [X3.232-1996] SCSI Common Access Method - 3 [T10/990D]

The term SCSI is used wherever it is not necessary to distinguish between the versions of SCSI. The Small Computer System Interface - 2 (ANSI X3.131-1994) is referred to herein as SCSI-2. The term SCSI-3 in this standard refers to versions of SCSI defined since SCSI-2.

#### 2 Normative references

#### 2.1 Normative references

The following standards contain provisions that, through reference in the text, constitute provisions of this standard. At the time of publication, the editions indicated were valid. All standards are subject to revision, and parties to agreements based on this standard are encouraged to investigate the possibility of applying the most recent editions of the standards listed below.

Copies of the following documents may be obtained from ANSI: approved ANSI standards, approved and draft international and regional standards (ISO, IEC, CEN/CENELEC, ITUT), and approved and draft foreign standards (including BSI, JIS, and DIN). For further information, contact ANSI Customer Service Department at 212-642-4900 (phone), 212-302-1286 (fax) or via the World Wide Web at http://www.ansi.org.

Additional availability contact information is provided below as needed.

# 2.2 Approved references

Small Computer System Interface - 2, ANSI X3.131-1994 SCSI-3 Primary Commands Standard, ANSI X3.301-1997 SCSI Parallel Interface-2 Standard, ANSI X3.302-1998

Information technology - Telecommunications and information exchange between systems - Twisted pair multipoint interconnections, ISO/IEC 8482:1993-12

Detail Specification for Trapezoidal Connectors with Non-removable Ribbon Contacts on 1.27 mm Pitch Double Row used with Single Connector Attachments (SCA-2), EIA-700A0AE (SP-3651)

Detail Specification for Trapezoidal Connector 0.8mm Pitch used with Very High Density Cable Interconnect (VHDCI),EIA-700A0AF (SP-3652)

Low Level Contact Resistance Test Procedure for Electric Connectors, EIA 364-23A

# 2.3 References under development

At the time of publication, the following referenced standards were still under development. For information on the current status of the document, or regarding availability, contact the relevant standards body or other organization as indicated.

SCSI Architecture Model-2 standard, T10/1157D SCSI Primary Commands-2 standard, T10/1236D

NOTE 1 - For more information on the current status of the document, contact the NTCIS Secretariat at 202-737-8888 (phone), 202-638-4922 (fax) or via Email at nctis@itic.org. To obtain copies of this document, contact Global Engineering at 15 Inverness Way, East Englewood, CO 80112-5704 at 303-792-2181 (phone), 800-854-7179 (phone), or 303-792-2192 (fax).

#### 2.4 Other references

For information on the current status of the listed document(s), or regarding availability, contact the indicated organization.

SCA-2 Unshielded Connections, SFF-8451 VHDCI Shielded Configurations, SFF-8441

NOTE 2 - For more information on the current status of the document, contact the SFF committee at 408-867-6630 (phone), or 408-867-2115 (fax). To obtain copies of this document, contact the SFF committee at 14426 Black Walnut Court, Saratoga, CA 95070 at 408-867-6630 (phone) or 408-741-1600 (fax).

Standard Test Methods for Electrical Performance Properties of Insulations and Jackets for Telecommunications Wire and Cable, ASTM D-4566
Standard Practice For Conducting Mixed Flowing Gas Environmental Tests, ASTM B827

#### 3 Definitions, symbols, abbreviations, and conventions

#### 3.1 Definitions

- 3.1.1 A cable: A 50-conductor cable that provides a 8-bit DATA BUS and control signals.
- **3.1.2 agent:** Carries out the actions of a requested service following the rules of the protocol.
- **3.1.3 application client:** An object that is the source of SCSI commands. Further definition of an application client is found in the SCSI Architecture Model-2 standard.
- **3.1.4 asynchronous event notification:** A procedure used by targets to notify initiators of events that occur when a pending task does not exist for that initiator.
- 3.1.5 asynchronous transfer: An information transfer that uses the asynchronous REQ/ACK handshake.

- **3.1.6 auto-contingent allegiance:** A condition of a task set following the return of a CHECK CONDITION status. See the SCSI Architecture Model-2 standard for a detailed definition of auto-contingent allegiance.
- **3.1.7 bus path:** The electrical path directly between the bus terminators.
- **3.1.8 byte:** Indicates an 8-bit construct.
- **3.1.9 confirmation:** The last step of a confirmed service informing the upper protocol layer that the requested service has been completed.
- **3.1.10 confirmed service:** A service available at the protocol service interface, that requires confirmation of completion. The confirmed service consists of the request and confirmation steps and optionally the indication and response steps.
- **3.1.11 contact:** The electrically-conductive portion of a connector associated with a single conductor in a cable.
- **3.1.12 contingent allegiance:** One of the conditions of a task set following the return of a CHECK CONDITION status. A detailed definition of contingent allegiance may be found in SCSI-2.
- **3.1.13 cyclic redundancy check (CRC):** An error detecting code used to detect the validity of data that has been transferred during the current data phase.
- **3.1.14 current task:** A task that is in the process of sending messages, status, transferring data, or transferring command data to or from the initiator.
- **3.1.15 data bus:** An 8-bit or 16-bit data bus (see 8.2).
- **3.1.16 data field:** The portion of a data group that contains data bytes.
- **3.1.17 data group:** A sequence of data bytes, any pad bytes, and the four pCRC bytes during a DT DATA IN phase or a DT DATA OUT phase that starts at the first byte of the DT data phase or at the first byte after the last pCRC byte.
- **3.1.18 data group transfer:** Parallel transfers that transfer data and pCRC information using only data groups.
- **3.1.19 device server:** An object within the logical unit that executes SCSI tasks according to the rules for task management as described in the SCSI Architecture Model-2 standard.
- **3.1.20 differential:** A signaling alternative that uses drivers and receivers with two complementary signals to improve signal-to-noise ratios and increase maximum cable lengths (also see 3.1.84 SE).
- **3.1.21 double transition (DT):** The latching of data on both the assertion edge and the negated edge of the REQ (ACK) signal.
- **3.1.22 driver:** The circuitry used to control the state of the bus.
- **3.1.23 exception condition:** Any event that causes a SCSI device to enter an auto-contingent allegiance or contingent allegiance condition.
- **3.1.24 fast-5:** Negotiated to receive synchronous data at a transfer period that translates into a transfer rate of less than or equal to 5 megatransfers per second.
- **3.1.25 fast-10:** Negotiated to receive synchronous data at a transfer period that translates into a transfer rate greater than 5 megatransfers per second and less than or equal to a transfer rate of 10 megatransfers per second.

- **3.1.26 fast-20:** Negotiated to receive synchronous data at a transfer period that translates into a transfer rate greater than 10 megatransfers per second and less than or equal to a transfer rate of 20 megatransfers per second.
- **3.1.27 fast-40:** Negotiated to receive synchronous data at a transfer period that translates into a transfer rate greater than 20 megatransfers per second and less than or equal to a transfer rate of 40 megatransfers per second.
- **3.1.28 fast-80:** Negotiated to receive synchronous data at a transfer period that translates into a transfer rate greater than 40 megatransfers per second and less than or equal to a transfer rate of 80 megatransfers per second.
- **3.1.29 flag:** An abstraction indicating that the condition is going to be communicated to the recipient of the flag.
- **3.1.30 field:** A group of one or more contiguous bits.
- 3.1.31 indication: The second step of a four step confirmed service in reply to a request.
- **3.1.32 information unit transfer:** Parallel transfers that transfer data, status, commands, task attributes, task management, iuCRC, and nexus information using only SPI information units.
- **3.1.33 initial connection:** An initial connection is the result of a physical connect. It exists from the assertion of the BSY signal (see <a href="https://doi.org/10.3/10.3/">11.1.3/10.3</a>) in a SELECTION phase until the next BUS FREE phase or the next QAS REQUEST message.
- **3.1.34 initiator:** A SCSI device containing application clients that originate device service and task management requests to be processed by a target SCSI device. See the SCSI Architecture Model-2 standard for a detailed definition of an initiator.
- **3.1.35 I/O process:** An I/O process consists of one initial connection or, if information units are enabled, the establishment of a nexus, and zero or more physical or logical reconnections, all pertaining to a single task or a group of tasks. An I/O process begins with the establishment of a nexus. If the SPI information unit transfers are disabled an I/O process normally ends with a COMMAND COMPLETE message. If information unit transfers are enabled an I/O process normally ends with an SPI L\_Q information unit with the type field set to status the DATA LENGTH field set to zero.
- **3.1.36 interconnect:** The electrical media (including connectors and passive loads) used to connect the TERMPWR, terminators, and SCSI devices in a SCSI bus
- **3.1.37 I\_T nexus:** A nexus that exists between an initiator and a target.
- **3.1.38** I\_T\_L nexus: A nexus that exists between an initiator, a target, and a logical unit. This relationship replaces the prior I\_T nexus.
- **3.1.39** I\_T\_L\_Q nexus: A nexus between an initiator, a target, a logical unit, and a queue tag following the successful receipt of a queue tag. This relationship replaces the prior I\_T nexus or I\_T\_L nexus.
- **3.1.40** intersymbol interference (ISI): The effect of adjacent symbols on the symbol currently being received.
- **3.1.41 iuCRC protection:** The use of CRC to detect DT DATA phase data transmission errors during information unit transfers.
- **3.1.42 logical connect:** Establishes an I\_T\_L\_Q nexus using SPI L\_Q information units during an initial connection.

- **3.1.43 logical disconnect:** Reduces the current I\_T\_L\_Q nexus to an I\_T nexus.
- **3.1.44 logical reconnect:** Reestablishes an I\_T\_L\_Q nexus from an I\_T nexus using SPI L\_Q information units.
- **3.1.45 logical unit:** An externally addressable entity within a target that implements a SCSI device model. See the SCSI Architecture Model-2 standard for a detailed definition of a logical unit.
- **3.1.46 logical unit number:** An identifier for a logical unit.
- **3.1.47 magnitude:** The absolute value of a number or quantity.
- 3.1.48 maximum transfer rate: The maximum transfer rate for which a SCSI device shall negotiate.
- **3.1.49 megatransfers per second:** The repetitive rate that data are transferred across the bus. This is equivalent to megabytes per second on an 8-bit wide bus.
- **3.1.50 message:** One or more bytes transferred between an initiator and a target to do link control, perform task management, and to attach task attributes to commands.
- **3.1.51 multidrop:** A characteristic of the SCSI bus that allows SCSI devices to be connected to the SCSI bus without disrupting the electrical path between the terminators (see 4.2).
- **3.1.52** multimode single-ended (MSE): A signalling alternative for multimode SCSI devices that employs MSE (see 7.4) drivers and receivers to allow multimode SCSI devices to operate when SE SCSI device s are present on the bus.
- **3.1.53 nexus:** A relationship between an initiator and a target, logical unit, or queue tag that begins with an initial connection and ends with the completion of the associated I/O process. This relationship is formed as the result of a task.
- **3.1.54 object:** An architectural abstraction that encapsulates data types, services, or other objects that are related in some way.
- **3.1.55 odd parity:** Odd logical parity, where the parity bit is driven and verified to be that value that makes the number of assertions on the associated data byte plus the parity bit equal to an odd number (1, 3, 5, 7, or 9). See 3.1.60, parity bit.
- **3.1.56 one:** A true signal value or a true condition of a variable.
- **3.1.57 P cable:** A 68-conductor cable <u>or an 80-conductor connector</u> that provides the 16-bit DATA BUS and control signals.
- **3.1.58 packetized:** A method of transferring information using SPI information units (see 41.44.8.2.2)
  - **3.1.59 pad field:** The portion of a data group that contains pad information.
  - **3.1.60 parity bit:** A bit associated with a byte that is used to detect the presence of an odd number of bit errors within the byte. The parity bit is driven such that the number of logical ones in the byte plus the parity bit is odd.
- **3.1.61 parallel transfer:** The transfer of data information using DATA phases.
  - **3.1.62 path:** The cable, printed circuit board or other means for providing the conductors and insulators that connect two or more points.
  - **3.1.63 pCRC field:** The portion of a data group that contains pCRC information.

- **3.1.64 pCRC protection:** The use of CRC to detect DT DATA phase data transmission errors during parallel transfers.
- 3.1.65 pending task: A task that is not the current task.
- **3.1.66 physical connect:** The act of establishing a nexus during an initial connection.
- **3.1.67 physical disconnection:** The action that occurs when a SCSI device releases control of the SCSI bus, allowing it to go to the BUS FREE phase.
- **3.1.68 physical reconnect:** The act of resuming a nexus to continue a task. A target does a physical reconnect when conditions are appropriate for the physical bus to transfer data associated with a nexus between an initiator and a target.
- **3.1.69 physical reconnection:** A physical reconnection is the result of a physical reconnect and it exists from the assertion of the BSY signal in a SELECTION or RESELECTION phase. A physical reconnection normally ends with the BUS FREE phase (see <a href="https://doi.org/10.12/10.12">11.1.1</a> if QAS is disabled. If QAS is enabled the physical reconnection normally ends with a QAS REQUEST message (see <a href="https://doi.org/10.12.2">11.1.2.2</a> 10.2.2).
- **3.1.70 point-to-point:** A subset of the multidrop architecture (see 4.2) where only two SCSI devices are attached within an allowed stub length of the terminators on a SCSI bus.
  - **3.1.71 port:** A single attachment to a SCSI bus from a SCSI device.
  - **3.1.72 queue:** The arrangement of tasks within a task set usually according to the temporal order that they were created.
  - **3.1.73 queue tag:** The parameter associated with a task that uniquely identifies it from other tagged tasks for a logical unit from the same initiator.
  - **3.1.74 receiver:** The circuitry used to detect the state of the bus.
  - **3.1.75 request:** The first step of a transaction invoking a confirmed service.
  - **3.1.76 response:** The third step of a four step confirmed service in reply to an indication.
  - 3.1.77 SCSI address: The decimal representation of the unique address assigned to a SCSI device.
  - **3.1.78 SCSI bus:** All the conductors and connectors required to attain signal line continuity between every driver, receiver, and terminator for each signal.
  - **3.1.79 SCSI device:** A device containing at least one SCSI port and the means to connect the drivers and receivers to the bus.
  - **3.1.80 SCSI ID:** The bit-significant representation of the SCSI address.
  - **3.1.81 signal assertion:** The act of driving a signal to the true state.
  - **3.1.82 signal negation:** The act of performing a signal release or of driving a signal to the false state.
  - **3.1.83 signal release:** The act of allowing the cable terminators to bias the signal to the false state (by placing the driver in the high impedance condition).
  - **3.1.84 single-ended (SE):** A signalling alternative that uses SE (see 7.2) drivers and receivers (also see 3.1.20, differential).
  - 3.1.85 single transition (ST): The latching of data only on the assertion edge of the REQ (ACK) signal.

- **3.1.86 source (a signal):** The act of either signal assertion, signal negation, or signal release.
- **3.1.87 SPI information unit:** Data structures that encapsulate data, status, command, task attributes, iuCRC, and nexus information into various formats.
- **3.1.88 stub:** Any electrical path connected to the bus that is not part of the bus path.
- **3.1.89 stubbed path:** Path with stubs attached.
- **3.1.90 target**: A SCSI device that receives SCSI commands and directs such commands to one or more logical units.
- **3.1.91 task:** An object within the logical unit representing the work associated with a command or group of linked commands. A task consists of one initial connection and zero or more physical or logical reconnections, all pertaining to the task. A task causes the nexus to be generated.
- 3.1.92 task manager: A server within the target device that executes task management functions.
- **3.1.93 task management function:** A task manager service that may be invoked by an application client to affect the execution of one or more tasks.
- **3.1.94 task set:** A group of tasks within a target device, whose interaction is dependent on the task management, contingent allegiance and auto-contingent allegiance rules. See the SCSI Architecture Model-2 standard for a detailed definition of a task set.
- 3.1.95 transceiver: A device that implements both the SCSI bus receiver and driver functions.
- **3.1.96 transfer period:** The negotiated time between edges of REQ or ACK that latch data. For ST the transfer period is measured from assertion edge of the REQ (ACK) signal to the next assertion edge of the signal. For DT the transfer period is measured from a transition edge of the REQ (ACK) signal to the next transition edge of the signal.
- **3.1.97 transfer rate:** The negotiated megatransfers per second.
- **3.1.98 upper level protocol:** Any protocol executed through services provided by a lower level protocol.
- **3.1.99 vendor-specific:** Something (e.g., a bit, field, code value) that is not defined by this standard and may be used differently in various implementations.
- **3.1.100 zero:** A false signal value or a false condition of a variable.

#### 3.2 Symbols and abbreviations

≠ or NE	not equal
≤ or LE	less than or equal to
±	plus or minus
≈	approximately
Х	multiply
+	add
-	subtract
< or LT	less than
= or EQ	equal
> or GT	greater than
≥ or GE	greater than or equal to
ACA	auto-contingent allegiance (see 3.1.6)
AWG	American wire gauge

CA Contingent allegiance (see 3.1.12)

CMOS Complementary metal oxide semiconductor CRC Cyclic Redundancy Check (see 3.1.13)

DT Double transition (see 3.1.21)

EMI Electromagnetic interference

EMC Electromagnetic compatibility

ESD Electrostatic discharge

ESD Electrostatic discharge HVD High voltage differential

IDC Insulation displacement contact

ISI Intersymbol interference iuCRC Information unit CRC LSB Least significant bit LUN Logical unit number LVD Low voltage differential MSB Most significant bit

MSE Multimode single ended (see 3.1.52)

pCRC Parallel CRC

PPR Parallel protocol request SCSI Either SCSI-2 or SCSI-3 QAS Quick Arbitrate and Selection

SCSI-2 Small Computer System Interface - 2 SCSI-3 Small Computer System Interface - 3 SDTR Synchronous data transfer request

SE Single-ended (see 3.1.84)
ST Single transition (see 3.1.85)
WDTR Wide data transfer request

# 3.3 Keywords

- **3.3.1 expected:** A keyword used to describe the behavior of the hardware or software in the design models assumed by this standard. Other hardware and software design models may also be implemented.
- **3.3.2 invalid:** A keyword used to describe an illegal or unsupported bit, byte, word, field or code value. Receipt of an invalid bit, byte, word, field or code value shall be reported as error.
- **3.3.3 mandatory:** A keyword indicating an item that is required to be implemented as defined in this standard to claim compliance with this standard.
- **3.3.4 may:** A keyword that indicates flexibility of choice with no implied preference.
- **3.3.5 may not:** A keyword that indicates flexibility of choice with no implied preference.
- **3.3.6 obsolete**: A keyword indicating that an item was defined in prior SCSI standards but has been removed from this standard.
- **3.3.7 optional:** A keyword that describes features that are not required to be implemented by this standard. However, if any optional feature defined by this standards is implemented, it shall be implemented as defined in this standard.
- **3.3.8 reserved:** A keyword referring to bits, bytes, words, fields and code values that are set aside for future standardization. A reserved bit, byte, word or field shall be set to zero, or in accordance with a future extension to this standard. Recipients are not required to check reserved bits, bytes, words or fields for zero values. Receipt of reserved code values in defined fields shall be reported as error.
- 3.3.9 shall: A keyword indicating a mandatory requirement. Designers are required to implement all such

requirements to ensure interoperability with other products that conform to this standard.

**3.3.10 should:** A keyword indicating flexibility of choice with a preferred alternative; equivalent to the phrase "it is recommended".

#### 3.4 Conventions

Certain words and terms used in this American National Standard have a specific meaning beyond the normal English meaning. These words and terms are defined either in clause 3 or in the text where they first appear. Names of signals, phases, messages, commands, statuses, sense keys, additional sense codes, and additional sense code qualifiers are in all uppercase (e.g., REQUEST SENSE), names of fields are in small uppercase (e.g., STATE OF SPARE), lower case is used for words having the normal English meaning.

Fields containing only one bit are usually referred to as the name bit instead of the name field.

Numbers that are not immediately followed by lower-case b or h are decimal values.

Numbers immediately followed by lower-case b (xxb) are binary values.

Numbers immediately followed by lower-case h (xxh) are hexadecimal values.

Decimals are indicated with a comma (e.g., two and one half is represented as 2,5).

Decimal numbers having a value exceeding 999 are represented with a space (e.g., 24 255).

In the event of conflicting information the precedence for requirements defined in this standard is:

- 1) text,
- 2) tables, then
- 3) figures.

#### 3.5 Notation for Procedures and Functions

Procedure Name ([input-1a|input-1b|inout-1c][,input-2a+input2b]...[input-n]|| [output-1][,output-2]...[output -n])

#### Where:

Procedure Name: A descriptive name for the function to be performed.

"(...)": Parentheses enclosing the lists of input and output arguments.

input-1, input-2, ...: A comma-separated list of names identifying caller-supplied input

data objects.

output-1, output-2, ...: A comma-separated list of names identifying output data objects to

be returned by the procedure.

"||": A separator providing the demarcation between inputs and outputs.

Inputs are listed to the left of the separator; outputs, if any, are listed

to the right.

"[...]": Brackets enclosing optional or conditional parameters and argu-

ments.

"I": A separator providing the demarcation between a number of argu-

ments of which only one shall be used in any single procedure.

"+": A collection of objects presented to a single object. No ordering is im-

plied.

#### 4 General

This standard defines the cables, connectors, signals, transceivers, and protocol used to interconnect SCSI devices and the services provided to the application client.

#### 4.0.1 Data transfer modes

SCSI parallel interface devices default to 8-bit asynchronous transfers.

The 8-bit information transfer mode is used for all information transfers except DATA phases. ST DATA phases may use 8-bit or 16-bit wide transfers, when a wide transfer agreement is in effect. DT DATA phases shall only use 16-bit wide transfers.

The asynchronous information transfer mode is used for all information transfers except data phases. ST DATA phases may transfer data using either asynchronous transfers, or synchronous transfers when a synchronous transfer agreement is in effect. DT DATA phases, when enabled, shall only transfer data using synchronous transfers.

Information unit transfers, when enabled, use DT DATA phases to transfer nexus, command, data, and status information.

# 4.1 Cables, Connectors, Signals, Transceivers

SCSI parallel interface devices may be implemented with either 50, 68, or 80 pin connectors.

Table 1 defines the bus modes and transfer rates supported with the various transceivers defined within this standard.

	Maximum transfer rate						
Transceiver	Async.	Fast-5	Fast-10	Fast-20	Fast-40	Fast-80	
SE	yes	yes	yes	yes	no	no	
MSE (Note)	yes	yes	yes	yes	no	no	
LVD (ST)	yes	yes	yes	yes	yes	no	
LVD (DT)	no	no	yes	yes	yes	yes	

Table 1 - Transceiver/speed support map

Key: yes = Transceiver/speed combination supported by this standard.

No =Transceiver/speed combination not supported by this standard.


Note-MSE is identical to SE except for the requirements in 7.4, table 15, and table 16.

SCSI devices may connect to the bus via 8-bit or 16-bit ports. The 8-bit ports shall connect to a bus with an A cable or equivalent (see 5). The 16-bit ports shall connect to a bus with a P cable or equivalent (see 5).


# 4.2 Physical architecture of bus

The position of the drivers, receivers, and terminators for a SE bus are shown in figure 2 and for a

differential bus are shown in figure 3. The electrical properties of the drivers and receivers are all measured at the stub connections. Unless otherwise noted, all voltages are with respect to the signal ground of the SCSI device.



C, C', C" - LOGIC GROUNDS



- BUS TERMINATION CIRCUITRY

- LOGIC GROUNDS

Figure 2 - SE SCSI bus




Figure 3 - Differential SCSI bus

# 4.3 Physical topology details and definitions

The SCSI bus is a multidrop architecture described in 4.2. Other details important to ensure the proper operation of this topology are described in this subclause.

The SCSI bus consists of all the conductors and connectors required to attain signal line continuity between every driver, receiver, and terminator for each signal. The electrical connection directly between

the two terminators forms the bus path. Any electrical path that is not part of the bus-path is a stub. The point where a stub meets the bus path is termed the stub connection.

Figure 4 shows examples of connectors, bus paths, stubs, and stub connections.

SCSI bus connectors are any connector, defined within this standard, used to create the SCSI bus. SCSI bus connectors shall be defined by their function and by their physical placement.

The functional definitions are:


- a) connectors used to provide part of the bus-path are bus-path connectors, and
- b) connectors used to provide part of a stub are stub connectors.

Common physical placement definitions are:

- a) connectors physically part of SCSI devices are device connectors,
- b) connectors physically part of cables, backplanes, or other non-device conductors are cable connectors,
- c) connectors physically part of terminators are terminator connectors,
- d) connectors physically part of enclosures are enclosure connectors, and
- e) other physical placements may be used.

SCSI bus connectors (e.g., device stub connector, terminator bus path connector) referred to in this standard use both the functional definition and a physical placement.

The portion of the stub contained within the stub connector that has the stub connection may be ignored.



: CONNECTOR

T : ENABLED BUS TERMINATORS

E : END OF STUB - OFTEN ON A CHIP PAD

\* : CONNECTOR TYPICALLY CONTAINING A STUB CONNECTION

BUS PATH: THE PATH BETWEEN TERMINATORS

STUB: ANY NON-PATH

Figure 4 - SCSI bus topology details

If an intermediate interconnection is added to connect the SCSI device to the bus path this additional interconnect (including its connectors) and both SCSI devices contribute to the stub and bus loading. In system implementations that use an intermediate interconnect the parameters specified in this standard at the SCSI device connector shall apply at the stub connection.

NOTE 3 - Any extensions of the connection beyond the terminator as shown in the right side of figure 4 should be minimized or avoided as that extension produces stubs and bus loading.

NOTE 4 - In order to support daisy-chain connections, SCSI devices that use shielded connectors should provide two shielded SCSI device connectors on the SCSI device enclosure. Inside the enclosure the cable should be looped from one shielded connector to the other. The loop should pass the connecting point to the transceivers within the enclosure in such a manner that stub lengths are minimized. The length of the cable within the SCSI device enclosure is included when calculating the total cable length of the SCSI bus. (see figure 4)

# 4.4 Bus loading

Bus loading is the electrical current flowing through the stub connection for lines that are not being driven

by the attached SCSI device. The bus termination circuitry also provides bus loading. Bus loading shall appear capacitive to A.C. signals and may also have a D.C. leakage component. The stub capacitance is caused by electrical paths and components within the stub. The leakage is caused by imperfect insulation of + and - signals and by components attached to the paths within the stub. The capacitive current loading is specified by the value of the capacitances at the + and - signals rather than by the value of the current.

Bus termination circuitry bus loading is the capacitance measured at the terminator bus-path connector. Any D.C. leakage within enabled terminators is part of the performance requirements in 7.2.1, 7.3.1, and 7.4.1 and does not constitute bus loading.

Bus termination loading is separate from bus loading. SCSI devices containing enabled bus termination shall present maximum loading at the stub connection that is the sum of the maximum allowed termination loading and the maximum allowed bus loading. See 4.5 for requirements of disabled termination circuitry.

For stub connections within an allowed stub length from enabled bus termination circuitry, the maximum bus loading allowed is the sum of the maximum bus termination loading and the maximum bus loading. If the enabled terminators are within a SCSI device and if either the bus termination loading or the bus loading is less than the maximum allowed, the other entity may increase its loading as long as the total for both entities does not exceed the maximum allowed.

# 4.5 Termination requirements

The SCSI bus termination defines the ends of the SCSI bus. Bus termination is required to set the negated state when no SCSI device is driving (also called biasing) and to match the impedance to that of the interconnect media. A termination circuit is providing bus termination only when it is delivering the performance requirements for biasing and impedance matching. Such a termination circuit is said to be enabled when it is providing the bus termination.

Terminator circuits may also be in a disabled state, when they are not providing any of the termination functions of bias and impedance matching. One way of disabling a terminator is to disconnect all the signal lines (optionally including DIFFSENS) by an electronic switch. Such a terminator circuit is called a switchable terminator.

Disabled terminators count as SCSI devices in terms of bus loading if they are individually attached to the bus. If they are contained within a SCSI device the disabled terminators become part of the SCSI device load budget for that SCSI device.

# 4.6 SCSI device Addressing

The number of SCSI devices that may be addressed depends on the width of the data path on the bus; an 8-bit data path allows up to 8 SCSI devices to be addressed, and a 16-bit data path allows up to 16 SCSI devices to be addressed. However, the number of SCSI devices that may be connected to the bus is dependent on several factors (e.g., bus length, data transfer rates, capacitance loading of the SCSI device) that are described throughout this standard.

#### 4.7 Data transfers

This standard defines different ways of latching data from the REQ and ACK signals depending on whether ST DATA phases or DT DATA phase are being used for information transfers as shown in figure 5. When ST DATA phases are used data is only latched on the asserting edge of the REQ(ACK) signal. When ST DATA phases are used date is latched on both the asserting edge and the negating edge of the REQ(ACK) signal.

Regardless of whether ST or DT transfers are enabled the negotiated transfer period sets the maximum rate that data is clocked at in megatransfers per second. As a result the REQ(ACK) signals rising edge to

rising edge time varies by 2X depending on the whether ST or DT transfers are enabled however the data's transfer rate remains the same. An example of a negotiated transfer period of 25 ns with ST transfers is shown in figure 6. While the same 25 ns negotiated transfer period with DT transfers is shown in figure 7. The only timing difference between ST and DT is that the rising edge to rising edge time for DT is 50 ns while ST is 25 ns. In both cases data is transferred at 25 ns intervals.






Figure 5 - ST latching data vs. DT latching data



Example: A negotiated transfer period of 25 ns equates to a transfer rate of 40 megatransfers per second.

Figure 6 - ST data transfer example



Example: A negotiated transfer period of 25 ns equates to a transfer rate of 40 megatransfers per second.

Figure 7 - DT data transfer example

### 4.8 Data transfer modes

SCSI parallel interface devices default to 8-bit asynchronous transfers.

The 8-bit information transfer mode is used for all information transfers except DATA phases. ST DATA phases may use 8-bit or 16-bit wide transfers, when a wide transfer agreement is in effect. DT DATA phases shall only use 16-bit wide transfers.

The asynchronous information transfer mode is used for all information transfers except data phases. ST DATA phases may transfer data using either asynchronous transfers, or synchronous transfers when a synchronous transfer agreement is in effect. DT DATA phases, when enabled, shall only transfer data using synchronous transfers.

<u>Information unit transfers, when enabled, use DT DATA phases to transfer nexus, command, data, and status information.</u>

Data group transfers, when enabled, use DT DATA phases to transfer data.

## 4.8.1 ST DATA phase parallel transfers

The format of data transmitted during ST DATA phases consists of data and protection. Parity is used to protect the data (see 11.1).

### 4.8.2 DT DATA phase parallel transfers

The format of the data transmitted during DT DATA phases is dependent on the negotiated protocol option. If data group transfers are enabled then all data and protection are transmitted in data groups. If information unit transfers are enabled then all nexus, task management, task attribute, command, data, and protection are transmitted in SPI information units.

### 4.8.2.1 Data group transfers

When using data group transfers each DT DATA IN phase and DT DATA OUT phase contains of one or more data groups. A data group consists of a non-zero length data field, followed by a pad field when pad bytes are needed, and then followed by a pCRC field. The number of bytes transferred within a data group shall always be a multiple of four.

If the number of bytes in the data field is not a multiple of four the transmitting SCSI device shall place two pad bytes into the pad field. If the number of bytes in the data field is a multiple of four the transmitting SCSI device shall omit the pad field. Regardless of the number of bytes in the data field the pCRC field shall be the last four bytes of the data group.

The value of the pad bytes within the pad field is vendor specific.

The pCRC shall be used to protect all data group transfers. The SCSI device transmitting data sends the necessary pad field(s) and a pCRC field at a point determined by the target.

### 4.8.2.2 Information unit transfers

<u>During information unit transfers each DT DATA IN phase and DT DATA OUT phase contains of one or more SPI information units. The number of bytes transferred within a SPI information unit shall always be a multiple of four.</u>

If the number of bytes in the SPI information unit is not a multiple of four the transmitting SCSI device shall transmit one, two, or three pad bytes before transmitting an iuCRC. If the number of bytes in the SPI information unit is a multiple of four the transmitting SCSI device shall not transmit any pad bytes. Regardless of the number of bytes in the SPI information unit the last four bytes of the SPI information unit shall be an iuCRC.

The value of the pad bytes is vendor specific.

The iuCRC shall be used to protect all SPI information units. The SCSI device that originates the SPI information unit sends the necessary pad byte(s) and iuCRC field(s).

An iuCRC interval may also be specified. The iuCRC interval specifies the number of bytes transferred before pad bytes (if any) and the iuCRC is transferred within SPI data information units and SPI data stream information units. A SPI data information unit or a SPI data stream information unit may contain zero or more iuCRC intervals depending on the values specified in the SPI L Q information unit. At a minimum there shall be at least one iuCRC at the end of each SPI data information unit and SPI data stream information unit regardless of the size of the iuCRC interval.

The iuCRC interval is required to be a multiple of two, however, if it is not a multiple of four then two pad bytes shall be transmitted before each interval iuCRC is transmitted.

Editors Note 1 - GOP: The above is a brief description of how packetized and crc fit into the picture.

### 4.9 Protocol

This standard describes a SCSI device's behavior in terms of functional levels, service interfaces between levels and peer-to-peer protocols. For a full description of the model used in this standard see the SCSI Architecture Model-2 standard. Figure 8 shows the model as it appears from the point of view of this standard.




Figure 8 - SCSI Parallel Interface service reference mode

Services between service levels are either four step confirmed services or two step confirmed services. A four step confirmed service consists of a service request, indication, response, and confirmation. A two step confirmed service consists of a service request and confirmation.

Figure 9 shows the service and protocol interactions for a four step confirmed service.




Figure 9 - Model for a four step confirmed service

The SCSI parallel interface service interface consists of the following interactions:

- a) A request to the initiator parallel interface agent to invoke a service;
- b) An indication from the target parallel interface agent notifying the SCSI device server or task manager of an event;
- c) A response from the SCSI device server or task manager in reply to an indication;

d) A confirmation from the initiator parallel agent upon service completion.

Only application clients shall request a four step confirmed service be invoked.

Figure 10 shows the service and protocol interactions for a two step confirmed service.




Figure 10 - Model for a two step confirmed service

The SCSI parallel interface service interface consists of the following interactions:

- a) A request to the target parallel interface agent to invoke a service;
- b) A confirmation from the target parallel interface agent upon service completion.

Only SCSI device servers shall request a two step confirmed service be invoked.

# 5 SCSI parallel interface connectors

# 5.1 SCSI parallel interface connectors overview

Two types of connectors are defined: nonshielded and shielded. The nonshielded connectors are typically used within an enclosure. The shielded connectors are typically used for external applications where electromagnetic compatibility (EMC) and electrostatic discharge (ESD) protection may be required. Either type of connector may be used with the single-ended or differential transceivers.

This standard defines all the supported SCSI device connectors. The 80-contact alternative 4 non-shielded SCSI device connector and the 68-contact alternative 4 shielded SCSI device connector are defined by reference to EIA standards (see 2).

The alternative 1 nonshielded, alternative 3 nonshielded, alternative 1 shielded, and alternative 3 shielded connectors shall have contact geometry and normal force sufficient to pass the following test:

- a) Measure contact resistances of the connectors being evaluated using a test procedure for low-level contact resistance. Use EIA 364-23A (low-level contact resistance test procedure for electronic connectors) as a reference procedure. Record measurements as initial contact resistances;
- b) Mate and unmate connectors 50 cycles;
- c) Contact resistance is measured in accordance with item a) above (this is an optional step);
- d) Expose mated connectors to mixed flowing gas consisting of 10 parts per billion (ppb) of chlorine, 10 ppb of hydrogen sulfide, 200 ppb of sulfur dioxide, and 200 ppb of nitrogen dioxide for 20 days at 70% relative humidity and 30°C. Use ASTM B827 (standard practice for conducting mixed flowing gas environmental tests) as a reference procedure;
- e) Remove connectors from the mixed flowing gas, remeasure contact resistance in accordance with item a) above. Any contact with an increase of 15 milliohms or greater is a failure.

The resistance shall be measured using a four-point dry-circuit method directly across the mated contact.

#### 5.2 Nonshielded connector

#### 5.2.1 Nonshielded connector alternative 1 - A cable

The alternative 1 nonshielded SCSI device connector for the A cable shall be a 50-conductor connector consisting of two rows of 25 female contacts with adjacent contacts 1,27 mm (0,05 in) apart, as shown in figure 11. The nonmating portion of the connector is shown for reference only.

The alternative 1 nonshielded mating connector for the A cable shall be a 50-conductor connector consisting of two rows of 25 male contacts with adjacent contacts 1,27 mm (0,05 in) apart, as shown in figure 12. The nonmating portion of the connector is shown for reference only.

### 5.2.2 Nonshielded connector alternative 2 - A cable

The alternative 2 nonshielded SCSI device connector for the A cable shall be a 50-conductor connector consisting of two rows of 25 male contacts with adjacent contacts 2,54 mm (0,1 in) apart as shown in figure 13. A shroud and header body should be used. The non-mating portion of the connector is shown for reference only.

The alternative 2 nonshielded mating connector for the A cable shall be a 50-conductor connector consisting of two rows of 25 female contacts with adjacent contacts 2,54 mm (0,1 in) apart as shown in figure 14. It is recommended that keyed connectors be used.

#### 5.2.3 Nonshielded connector alternative 3 - P cable

The alternative 3 nonshielded SCSI device connector for the P cable shall be a 68-conductor connector consisting of two rows of 34 female contacts with adjacent contacts 1,27 mm (0,05 in) apart, as shown in figure 11. The nonmating portion of the connector is shown for reference only.

The alternative 3 nonshielded mating connector for the P cable shall be a 68-conductor connector consisting of two rows of 34 male contacts with adjacent contacts 1,27 mm (0,05 in) apart, as shown in figure 12. The nonmating portion of the connector is shown for reference only.

#### 5.2.4 Nonshielded connector alternative 4

The alternative 4 nonshielded SCSI device connector for the P-cable shall be a 80-conductor connector consisting of two rows of ribbon contacts spaced 1,27 mm (0,05 in) apart, as shown in figure 15 and figure 16. For the detailed dimensional drawings of this connector see the SCA-2 EIA specification EIA-700A0AE.

The alternative 4 nonshielded mating connector for the P-cable shall be a 80-conductor connector consisting of two rows of ribbon contacts spaced 1,27 mm (0,05 in) apart, as shown in figure 15 and figure 16. For the detailed dimensional drawings of this connector see the SCA-2 EIA specification EIA-700A0AE and SCA-2 Unshielded Connections SFF-8451.

Editors Note 2 - GOP: Do we still need to reference SFF-8451.

I




Figure 11 - 50/68-contact alternative 1/alternative 3 nonshielded SCSI device connector (A cable/P cable)





Figure 12 - 50/68-contact alternative 1/alternative 3 nonshielded mating connector (A cable/P cable)




Dimension	mm	in	Comments
D1	2,54	0,100	
D2	82,80	3,260	Reference Only
D3	2,54	0,100	•
D4	8,89	0,350	Reference Only
D5	72,64	2,860	Reference Only
D6	78,74	3,100	Reference Only
D7	13,94	0,549	Reference Only
D8	4,19±0,25	$0,165\pm0,010$	
D9	6,10	0,240	
D10	6,60	0,260	Reference Only

## NOTES

- 1 Two rows of twenty five contacts on 2,540 mm (0,100 in) spacing = 60,960 mm (2,400 in).
- 2 Tolérances  $\pm 0,127$  mm (0,005 in) non-cumulative, unless specified otherwise.

Figure 13 - 50-contact alternative 2 nonshielded SCSI device connector (A cable)



Dimensions	mm	J.	Comments
C1	2,54	0,100	
<i>C2</i>	60,96	2,400	
<i>C3</i>	2,54	0,100	
C4	3,30	0,130	
<i>C5</i>	32,38	1,275	
<i>C6</i>	68,07	2,680	
<i>C</i> 7	6,10	0,240	
C8	7,62	0,300	Maximum

## NOTES

- 1 Fifty contacts on 1,270 mm (0,050 in) staggered spacing = 62,230 mm (2,450 in) [reference only].
- 2 Tolerances  $\pm 0,127$  mm (0,005) non-cumulative, unless specified otherwise.
  - 3 Connector cover and strain relief are optional.

Figure 14 - 50-contact alternative 2 nonshielded mating connector (A cable)




Figure 15 - 80-contact alternative 4 nonshielded SCSI device connector (P cable)




Figure 16 - 80-contact alternative 4 nonshielded contact positions (P cable)

# 5.3 Shielded connector

Two shielded connector alternatives are specified for the A cable, and the P cable.

#### T10/1302D revision 7

The D.C. resistance from the cable shield where it attaches to the connector to the enclosure should be less than 10 milliohms.

#### 5.3.1 Shielded connector alternative 1 - A cable

The alternative 1 shielded SCSI device connector for the A cable shall be a 50-conductor connector consisting of two rows of 25 female contacts with adjacent contacts 1,27 mm (0,05 in) apart, as shown in figure 17. The nonmating portion of the connector is shown for reference only.

The alternative 1 shielded mating connector for the A cable shall be a 50-conductor connector consisting of two rows of 25 male contacts with adjacent contacts 1,27 mm (0,05 in) apart, as shown in figure 18. The nonmating portion of the connector is shown for reference only.

### 5.3.2 Shielded connector alternative 2 - A cable

The alternative 2 shielded SCSI device connector for the A cable shall be a 50-conductor connector consisting of two rows of ribbon contacts spaced 2,16 mm (0,085 in) apart, as shown in figure 19. The non-mating portion of the connector is shown for reference only.

The alternative 2 shielded mating connector for the A cable shall be a 50-conductor connector consisting of two rows of ribbon contacts spaced 2,16 mm (0,085 in) apart, as shown in figure 20. The non-mating portion of the connector is shown for reference only.

### 5.3.3 Shielded connector alternative 3 - P cable

The alternative 3 shielded SCSI device connector for the P cable shall be a 68-conductor connector consisting of two rows of 34 female contacts with adjacent contacts 1,27 mm (0,05 in) apart, as shown in figure 21. The nonmating portion of the connector is shown for reference only.

The alternative 3 shielded mating connector for the P cable shall be a 68-conductor connector consisting of two rows of 34 male contacts with adjacent contacts 1,27 mm (0,05 in) apart, as shown in figure 22. The nonmating portion of the connector is shown for reference only.

Cable retention shall consist of #2-56 thread jack screws capable of withstanding a minimum torque of 1.2 Nm (11 inch-pounds).

### 5.3.4 Shielded connector alternative 4 - P cable

The alternative 4 shielded SCSI device connector for the P cable shall be a 68-conductor connector consisting of two rows of ribbon contacts spaced 0,8mm (0,0315 in) apart, as shown in figure 23 and figure 24. For the detailed dimensional drawings of this connector see the VHDCI EIA specification EIA-700A0AF.

The alternative 4 shielded mating connector for the P cable shall be a 68-conductor connector consisting of two rows of ribbon contacts spaced 0,8mm (0,0315 in) apart, as shown in figure 23 and figure 24. For the detailed dimensional drawings of this connector see the VHDCI EIA specification EIA-700A0AF and VHDCI Shielded Configurations SFF-8441.

## Editors Note 3 - GOP: Do we still need to reference SFF-8441.




Figure 17 - 50-contact alternative 1 shielded SCSI device connector (A cable)




Figure 18 - 50-contact alternative 1 shielded mating connector (A cable)




Figure 19 - 50-contact alternative 2 shielded SCSI device connector (A cable)




Figure 20 - 50-contact alternative 2 shielded mating connector (A cable)




Figure 21 - 68-contact alternative 3 shielded SCSI device connector (P cable)




Figure 22 - 68-contact alternative 3 shielded mating connector (P cable)




Figure 23 - 68-contact alternative 4 shielded SCSI device connector (P cable)




Figure 24 - 68-contact alternative 4 shielded contact positions (P cable)

# 5.4 Connector contact assignments

The connector contact assignments are defined in tables 2 through 8. The signals are defined in subclause 8.2. The items under signal name labelled TERMPWR, and RESERVED are not signals and are not required to meet the cable characteristics for signals in subclause 6.3. See 6.4 for characteristics of TERMPWR. See 6.5 for characteristics of RESERVED lines.

Table 2 - Cross-reference to A cable contact assignments

Connector type	Transmission mode	Connector figure	Contact assignment table	Contact set
Nonshielded alternative 1	SE	11 and 12	3	2
Nonshielded alternative 1	LVD	11 and 12	6	2
Nonshielded alternative 2	SE	13 and 14	3	1
Nonshielded alternative 2	LVD	13 and 14	6	1
Shielded alternative 1	SE	17 and 18	3	2
Shielded alternative 1	LVD	17 and 18	6	2
Shielded alternative 2	SE	19 and 20	3	1
Shielded alternative 2	LVD	19 and 20	6	1

## 5.4.1 SE assignments

Table 3 defines the connector contact assignments for a 50 conductor bus that uses SE transceivers.

Table 3 - SE contact assignments - A cable

Signal name	con	ector tact nber	Cable conductor number		Connector contact number		Signal name
	Set 2	Set 1	nun	nber	Set 1	Set 2	
SIGNAL RETURN	1	1	1	2	2	26	-DB(0)
SIGNAL RETURN	2	3	3	4	4	27	-DB(1)
SIGNAL RETURN	3	5	5	6	6	28	-DB(2)
SIGNAL RETURN	4	7	7	8	8	29	-DB(3)
SIGNAL RETURN	5	9	9	10	10	30	-DB(4)
SIGNAL RETURN	6	11	11	12	12	31	-DB(5)
SIGNAL RETURN	7	13	13	14	14	32	-DB(6)
SIGNAL RETURN	8	15	15	16	16	33	-DB(7)
SIGNAL RETURN	9	17	17	18	18	34	-P_CRCA
GROUND	10	19	19	20	20	35	GROUND
GROUND	11	21	21	22	22	36	GROUND
RESERVED	12	23	23	24	24	37	RESERVED
OPEN (1)	13	25	25	26	26	38	TERMPWR
RESERVED	14	27	27	28	28	39	RESERVED
GROUND	15	29	29	30	30	40	GROUND
SIGNAL RETURN	16	31	31	32	32	41	-ATN
GROUND	17	33	33	34	34	42	GROUND
SIGNAL RETURN	18	35	35	36	36	43	-BSY
SIGNAL RETURN	19	37	37	38	38	44	-ACK
SIGNAL RETURN	20	39	39	40	40	45	-RST
SIGNAL RETURN	21	41	41	42	42	46	-MSG
SIGNAL RETURN	22	43	43	44	44	47	-SEL
SIGNAL RETURN	23	45	45	46	46	48	-C/D
SIGNAL RETURN	24	47	47	48	48	49	-REQ
SIGNAL RETURN	25	49	49	50	50	50	-I/O

- 1 Open lines shall be open in all SCSI devices and terminators.
- 2 The minus sign next to a signal indicates active low.
- 3 The conductor number refers to the conductor position when using flat-ribbon cable.
- 4 Two sets of contact assignments are shown, Refer to table 2 to determine which set of contacts applies to each connector.

Table 4 defines the connector contact assignments for a 68 conductor bus that uses SE transceivers.

Table 4 - SE contact assignments - P cable

Signal name	Connector contact number	Cable conductor number		Connector contact number	Signal name
SIGNAL RETURN	1	1	2	35	-DB(12)
SIGNAL RETURN	2	3	4	36	-DB(13)
SIGNAL RETURN	3	5	6	37	-DB(14)
SIGNAL RETURN	4	7	8	38	-DB(15)
SIGNAL RETURN	5	9	10	39	-DB(P1)
SIGNAL RETURN	6	11	12	40	-DB(0)
SIGNAL RETURN	7	13	14	41	-DB(1)
SIGNAL RETURN	8	15	16	42	-DB(2)
SIGNAL RETURN	9	17	18	43	-DB(3)
SIGNAL RETURN	10	19	20	44	-DB(4)
SIGNAL RETURN	11	21	22	45	-DB(5)
SIGNAL RETURN	12	23	24	46	-DB(6)
SIGNAL RETURN	13	25	26	47	-DB(7)
SIGNAL RETURN	14	27	28	48	-P_CRCA
GROUND	15	29	30	49	GROUND
GROUND	16	31	32	50	GROUND
TERMPWR	17	33	34	51	TERMPWR
TERMPWR	18	35	36	52	TERMPWR
RESERVED	19	37	38	53	RESERVED
GROUND	20	39	40	54	GROUND
SIGNAL RETURN	21	41	42	55	-ATN
GROUND	22	43	44	56	GROUND
SIGNAL RETURN	23	45	46	57	-BSY
SIGNAL RETURN	24	47	48	58	-ACK
SIGNAL RETURN	25	49	50	59	-RST
SIGNAL RETURN	26	51	52	60	-MSG
SIGNAL RETURN	27	53	54	61	-SEL
SIGNAL RETURN	28	55	56	62	-C/D
SIGNAL RETURN	29	57	58	63	-REQ
SIGNAL RETURN	30	59	60	64	-I/O
SIGNAL RETURN	31	61	62	65	-DB(8)
SIGNAL RETURN	32	63	64	66	-DB(9)
SIGNAL RETURN	33	65	66	67	-DB(10)
SIGNAL RETURN	34	67	68	68	-DB(11)

<sup>1</sup> The minus sign next to a signal indicates active low.

<sup>2</sup> The conductor number refers to the conductor position when using flat-ribbon cable.

Table 5 defines the connector contact assignments for an 80 conductor bus that uses SE transceivers.

Table 5 - SE contact assignments - nonshielded alternative 4 connector

Signal name	Host Pin Length (note 3)	Connector contact number	Connector contact number	Host Pin Length (note 3)	Signal name
12V CHARGE (note 1)	Long	1	41	Long	12V GROUND (note 1)
12V (note 1)	Short	2	42	Long	12V GROUND (note 1)
12V (note 1)	Short	3	43	Long	12V GROUND (note 1)
12V (note 1)	Short	4	44	Short	MATED 1 (note 1)
3,3V (note 1)	Short	5	45	Long	3,3V CHARGE (note 1)
3,3V (note 1)	Short	6	46	Long	GROUND
-DB(11)	Short	7	47	Short	SIGNAL RETURN
-DB(10)	Short	8	48	Short	SIGNAL RETURN
-DB(9)	Short	9	49	Short	SIGNAL RETURN
-DB(8)	Short	10	50	Short	SIGNAL RETURN
-I/O	Short	11	51	Short	SIGNAL RETURN
-REQ	Short	12	52	Short	SIGNAL RETURN
-C/D	Short	13	53	Short	SIGNAL RETURN
-SEL	Short	14	54	Short	SIGNAL RETURN
-MSG	Short	15	55	Short	SIGNAL RETURN
-RST	Short	16	56	Short	SIGNAL RETURN
-ACK	Short	17	57	Short	SIGNAL RETURN
-BSY	Short	18	58	Short	SIGNAL RETURN
-ATN	Short	19	59	Short	SIGNAL RETURN
-P_CRCA	Short	20	60	Short	SIGNAL RETURN
-DB(7)	Short	21	61	Short	SIGNAL RETURN
-DB(6)	Short	22	62	Short	SIGNAL RETURN
-DB(5)	Short	23	63	Short	SIGNAL RETURN
-DB(4)	Short	24	64	Short	SIGNAL RETURN
-DB(3)	Short	25	65	Short	SIGNAL RETURN
-DB(2)	Short	26	66	Short	SIGNAL RETURN
-DB(1)	Short	27	67	Short	SIGNAL RETURN
-DB(0)	Short	28	68	Short	SIGNAL RETURN
-DB(P1)	Short	29	69	Short	SIGNAL RETURN
-DB((15)	Short	30	70	Short	SIGNAL RETURN
-DB(14)	Short	31	71	Short	SIGNAL RETURN
-DB(13)	Short	32	72	Short	SIGNAL RETURN
-DB(12)	Short	33	73	Short	SIGNAL RETURN
5V (note 1)	Short	34	74	Short	MATED 2 (note 1)
5V (note 1)	Short	35	75	Long	5V GROUND (note 1)
5V CHARGE (note 1)	Long	36	76	Long	5V GROUND (note 1)
SPINDLE SYNC (note 1)	Long	37	77	Long	ACTIVE LED OUT (note 1)
RMT_START (note 1)	Long	38	78	Long	DLYD_START (note 1)
SCSI ID (0) (note 1)	Long	39	79	Long	SCSI ID (1) (note 1)
SCSI ID (2) (note 1)	Long	40	80	Long	SCSI ID (3) (note 1)

- 1 See annex C for the definition of these signals.
- 2 The minus sign next to a signal indicates active low.
- 3 The pins identified as being short and long only applies to the host connector and not the connector on the SCSI device. All pins on the SCSI device connector are the same length.

## 5.4.2 Differential connector contact assignments

Table 6 defines the connector contact assignments for a 50 conductor bus that uses LVD and LVD/MSE transceivers.

Table 6 - LVD/MSE contact assignments - A cable

Signal name	con	ector tact iber	Cable conductor number		Connector contact number		Signal name	
	Set 2	Set 1	nun	iber	Set 1	Set 2		
+DB(0)	1	1	1	2	2	26	-DB(0)	
+DB(1)	2	3	3	4	4	27	-DB(1)	
+DB(2)	3	5	5	6	6	28	-DB(2)	
+DB(3)	4	7	7	8	8	29	-DB(3)	
+DB(4)	5	9	9	10	10	30	-DB(4)	
+DB(5)	6	11	11	12	12	31	-DB(5)	
+DB(6)	7	13	13	14	14	32	-DB(6)	
+DB(7)	8	15	15	16	16	33	-DB(7)	
+P_CRCA	9	17	17	18	18	34	-P_CRCA	
GROUND	10	19	19	20	20	35	GROUND	
DIFFSENS	11	21	21	22	22	36	GROUND	
RESERVED	12	23	23	24	24	37	RESERVED	
TERMPWR	13	25	25	26	26	38	TERMPWR	
RESERVED	14	27	27	28	28	39	RESERVED	
GROUND	15	29	29	30	30	40	GROUND	
+ATN	16	31	31	32	32	41	-ATN	
GROUND	17	33	33	34	34	42	GROUND	
+BSY	18	35	35	36	36	43	-BSY	
+ACK	19	37	37	38	38	44	-ACK	
+RST	20	39	39	40	40	45	-RST	
+MSG	21	41	41	42	42	46	-MSG	
+SEL	22	43	43	44	44	47	-SEL	
+C/D	23	45	45	46	46	48	-C/D	
+REQ	24	47	47	48	48	49	-REQ	
+I/O	25	49	49	50	50	50	-I/O	

<sup>1</sup> The conductor number refers to the conductor position when using flat-ribbon cable.

<sup>2</sup> Two sets of contact assignments are shown, Refer to table 2 to determine which set of contacts applies to each connector.

Table 7 defines the connector contact assignments for a 68 conductor bus that uses LVD and LVD/MSE transceivers.

Table 7 - LVD/MSE contact assignments - P cable

Signal name	Connector contact number	Cable conductor number		Connector contact number	Signal name
+DB(12)	1	1	2	35	-DB(12)
+DB(13)	2	3	4	36	-DB(13)
+DB(14)	3	5	6	37	-DB(14)
+DB(15)	4	7	8	38	-DB(15)
+DB(P1)	5	9	10	39	-DB(P1)
+DB(0)	6	11	12	40	-DB(0)
+DB(1)	7	13	14	41	-DB(1)
+DB(2)	8	15	16	42	-DB(2)
+DB(3)	9	17	18	43	-DB(3)
+DB(4)	10	19	20	44	-DB(4)
+DB(5)	11	21	22	45	-DB(5)
+DB(6)	12	23	24	46	-DB(6)
+DB(7)	13	25	26	47	-DB(7)
+P_CRCA	14	27	28	48	-P_CRCA
GROUND	15	29	30	49	GROUND
DIFFSENS	16	31	32	50	GROUND
TERMPWR	17	33	34	51	TERMPWR
TERMPWR	18	35	36	52	TERMPWR
RESERVED	19	37	38	53	RESERVED
GROUND	20	39	40	54	GROUND
+ATN	21	41	42	55	-ATN
GROUND	22	43	44	56	GROUND
+BSY	23	45	46	57	-BSY
+ACK	24	47	48	58	-ACK
+RST	25	49	50	59	-RST
+MSG	26	51	52	60	-MSG
+SEL	27	53	54	61	-SEL
+C/D	28	55	56	62	-C/D
+REQ	29	57	58	63	-REQ
+I/O	30	59	60	64	-I/O
+DB(8)	31	61	62	65	-DB(8)
+DB(9)	32	63	64	66	-DB(9)
+DB(10)	33	65	66	67	-DB(10)
+DB(11)	34	67	68	68	-DB(11)

Notes

46

<sup>1</sup> The conductor number refers to the conductor position when using flat-ribbon cable.

Table 8 defines the connector contact assignments for an 80 conductor bus that uses LVD and LVD/MSE transceivers.

Table 8 - LVD/MSE contact assignments - nonshielded alternative 4 connector

I					
Signal name	Host Pin Length (note 2)	Connector contact number	Connector contact number	Host Pin Length (note 2)	Signal name
12V CHARGE (note 1)	Long	1	41	Long	12V GROUND (note 1)
12V (note 1)	Short	2	42	Long	12V GROUND (note 1)
12V (note 1)	Short	3	43	Long	12V GROUND (note 1)
12V (note 1)	Short	4	44	Short	MATED 1 (note 1)
3,3V (note 1)	Short	5	45	Long	3,3V CHARGE (note 1)
3,3V (note 1)	Short	6	46	Long	DIFFSNS
-DB(11)	Short	7	47	Short	+DB(11)
-DB(10)	Short	8	48	Short	+DB(10)
-DB(9)	Short	9	49	Short	+DB(9)
-DB(8)	Short	10	50	Short	+DB(8)
-I/O	Short	11	51	Short	+I/O
-REQ	Short	12	52	Short	+REQ
-C/D	Short	13	53	Short	+C/D
-SEL	Short	14	54	Short	+SEL
-MSG	Short	15	55	Short	+MSG
-RST	Short	16	56	Short	+RST
-ACK	Short	17	57	Short	+ACK
-BSY	Short	18	58	Short	+BSY
-ATN	Short	19	59	Short	+ATN
-P_CRCA	Short	20	60	Short	+P_CRCA
-DB(7)	Short	21	61	Short	+DB(7)
-DB(6)	Short Short	22 23	62	Short Short	+DB(6)
-DB(5) -DB(4)	Short	23 24	63 64	Short	+DB(5) +DB(4)
-DB(4) -DB(3)	Short	25	65	Short	+DB(4) +DB(3)
-DB(3) -DB(2)	Short	26	66	Short	+DB(3) +DB(2)
-DB(2)	Short	27	67	Short	+DB(1)
-DB(0)	Short	28	68	Short	+DB(0)
-DB(P1)	Short	29	69	Short	+DB(P1)
-DB((15)	Short	30	70	Short	+DB((15)
-DB(14)	Short	31	71	Short	+DB(14)
-DB(13)	Short	32	72	Short	+DB(13)
-DB(12)	Short	33	73	Short	+DB(12)
5V (note 1)	Short	34	74	Short	MATED 2 (note 1)
5V (note 1)	Short	35	75	Long	5V GROUND (note 1)
5V CHARGE (note 1)	Long	36	76	Long	5V GROUND (note 1)
SPINDLE SYNC (note 1)	Long	37	77	Long	ACTIVE LED OUT (note 1)
RMT_START (note 1)	Long	38	78	Long	DLYD_START (note 1)
SCSI ID (0) (note 1)	Long	39	79	Long	SCSI ID (1) (note 1)
SCSI ID (2) (note 1)	Long	40	80	Long	SCSI ID (3) (note 1)

<sup>1</sup> See annex C for the definition of these signals.

<sup>2</sup> The pins identified as being short and long only applies to the host connector and not the connector on the SCSI device. All pins on the SCSI device connector are the same length.

## 6 SCSI bus interconnect

## 6.1 SCSI bus interconnect overview

This clause defines the characteristics of interconnects used to connect SCSI parallel interface devices. These interconnects are part of the SCSI path. See figure 4 for the topology of the interconnects that make up a SCSI path. Examples of types of Interconnects are:

- a) unshielded flat-ribbon cable;
- b) unshielded flat twisted-pair ribbon cable;
- c) unshielded round twisted-pair cables;
- d) shielded round twisted-pair cables;
- e) backplanes.

The interconnect is defined as the electrical media (including connectors and passive loads) used to connect the TERMPWR, terminators, and SCSI devices in a SCSI bus.

The function of the interconnect is to:

- a) carry the signals,
- b) carry the terminator power from TERMPWR sources to the terminators, and
- c) to provide continuity between reserved pins and ground pins between devices and terminators.

The interconnect shall ensure that worst case transmitted signals result in received signals that meet the requirements contained in clause 7. Signals for this requirement include DB(0) through DB(15), P\_CRCA, DB(P1), C/D, I/O, MSG, BSY, SEL, ATN, REQ, ACK, DIFFSENS, and RESET. At least minimum TERMPWR shall be delivered to the terminator from minimum sources per the requirements in clause 7.5.

The requirements on interconnect components in this clause are intended to produce interchangeable components while achieving the desired signal transmission properties.

#### 6.2 SCSI bus cables

If twisted-pair cables are used, the twisted pairs in the cable shall be wired to physically opposing contacts in the connector.

The following requirements based on the connector contact assignments in 5.4.1 ensure that all SCSI round cables may be used with either SE, MSE, or LVD transceivers:

- a) In the P cable conductor pairs #47-48 (ACK) and #57-58 (REQ) shall be in the cable core;
- b) In the P cable, if there are more than three conductor pairs in the cable core, conductor pairs #47-48 (ACK) and #57-58 (REQ) shall not be adjacent to each other;
- c) In the A cable conductor pairs #37-38 (ACK) and #47-48 (REQ) shall be in the cable core;
- d) In the A cable, if there are more than three conductor pairs in the cable core, conductor pairs #37-38 (ACK) and #47-48 (REQ) shall not be adjacent to each other;
- e) Cable conductor pairs used for the DATA BUS (DBnP1) and P\_CRCA shall be in the outer layer of the cable:
- f) Each cable conductor pair shall consist of the signal return and its associated signal.

Crosstalk noise is minimized by conductor placement (clocks in the center, data around the periphery) in round, twisted-pair cables and by the pin assignments on the connector on flat cables.

See annex E for information on interconnecting busses of different widths.

The items under the signal name labelled TERMPWR are not signals and are not required to meet the cable characteristics for signals in 6.3. See 6.4 for characteristics of TERMPWR.

See 6.5 for characteristics of RESERVED lines.

Interconnection of SCSI devices by means other than cables is allowed (e.g., by backplanes using printed wiring boards) (see annex J). Detailed descriptions of these other means are not part of this standard; however, they are subject to the electrical characteristics presented in this standard. Examples of these electrical characteristics are:

- a) transmission line impedance (see 6.3);
- b) propagation delay (see 6.3);
- c) cumulative length (see 6.6 and 6.7); and
- d) signal attenuation (see 6.3).

A SCSI bus carries an 8-bit or 16-bit data bus and the signals used to move information between SCSI devices.

The signals shall not be internally connected together within the connectors or cables. See 8.2 for signal definitions.

# 6.3 Interconnect characteristics for signals

The minimum conductor size for signals should be as specified in table 9.

	Recommended minimum conductor size						
	S	E	LVD				
	3 meter cable	6 meter cable (note 1)	12 meter cable	>12 meter cable			
All conductors except terminator power and reserved lines	0,050 92 mm <sup>2</sup> (30 AWG)	0,080 42 mm <sup>2</sup> (28 AWG)	0,032 4 mm <sup>2</sup> (32 AWG)	0,080 42 mm <sup>2</sup> (28 AWG)			
Single terminator power line	0,080 42 mm <sup>2</sup> (28 AWG)	0,080 42 mm <sup>2</sup> (28 AWG)	N/A	N/A			
Multiple terminator power lines	0,050 92 mm <sup>2</sup> (30 AWG)	0,050 92 mm <sup>2</sup> (30 AWG)	0,032 4 mm <sup>2</sup> (32 AWG)	0,080 42 mm <sup>2</sup> (28 AWG)			

Table 9 - Recommended minimum conductor size

## Note:

- 1 SE 6 meter cable applies to SCSI devices running at or below fast-5 data transfer rates.
- 2 For interconnects supporting LVD/MSE multimode the larger conductor size should be used.
- 3 The conductor size recommendations assume voltage drops only due to the cables (i.e., does not include voltage drops due to connectors, ground effects. etc.)

The SE transmission line impedance of the cable is defined in table 10 and the differential transmission line impedance of the cable is defined in table 11. Two measurement techniques may be used to determine the impedance. The SE measurement technique is applicable to cables used with SE transceivers. The differential measurement technique is applicable to cables used with differential transceivers. See annex F for measurement techniques.

ı

### Table 10 - SE Transmission line impedance of cable at maximum indicated data transfer rate

	SE transmission line impedance				
Description	Fast-5 (note 1) (ohms)	Fast-10 (ohms)	Fast-20 (ohms)		
Maximum for REQ and ACK signals	96	96	96		
Minimum for REQ and ACK signals	72	72	84		
Maximum, all other signals	96	96	100		
Minimum, all other signals	72	72	80		
Maximum difference between any two signals in the same cable	12	12	12		

### Note:

- 1 The SE transmission line impedance of fast-5 is equivalent to the SE transmission line impedance of fast-10 because of different measurement techniques used in previous standards.
- 2 Cables meeting the requirements for higher data transfer rates improve margins for lower data transfer rates.
- 3 Values specified by the transfer rate corresponding to the maximum rate supported by the interconnect shall apply even if a slower transfer rate is negotiated.

Table 11 - LVD transmission line impedance of cable at indicated data transfer rate

	LVD transmission line impedance						
Description	Fast-10 (ohms)	Fast-20 (ohms)	Fast-40 (ohms)	Fast-80 (ohms)			
Maximum for REQ and ACK signals	160	160	135	135			
Minimum for REQ and ACK signals	115	115	110	110			
Maximum, all other signals	160	160	135	135			
Minimum, all other signals	115	115	110	110			

## Note:

- 1 Cables meeting the requirements for higher data transfer rates improve margins for lower data transfer rates.
- 2 Values specified by the transfer rate corresponding to the maximum rate supported by the interconnect shall apply even if a slower transfer rate is negotiated.

The maximum propagation delay of any signal on SCSI cables shall be 5,4 ns/m or a maximum propagation delay of 135 ns for the entire bus.

The maximum sine wave signal attenuation shall be 0,095 dB maximum per meter at 5 MHz, measured differentially or a maximum sine wave signal attenuation of 1,41 dB at 5 MHz for the entire bus measured differentially.

# 6.4 Decoupling characteristics for TERMPWR lines

The TERMPWR lines should be decoupled at each terminator with at least a  $2,2\mu F$  and not greater than a  $10\mu F$  bypass capacitor.

See 7.5 and <del>10</del>Annex D for additional information.




Figure 25 - Terminator decoupling example

# 6.5 Connection requirements for RESERVED lines

The RESERVED lines shall be left open in the bus terminator assemblies and in the SCSI devices. The RESERVED lines shall have continuity from one end of the SCSI bus to the other end.

## 6.6 Cables used with SE transceivers

The maximum distance between terminators when using SE transceivers shall be as defined in table 12.

Table 12 - SE maximum bus path length between terminators

Number of attached SCSI	Maximum bus path length between terminators (meters) (note 1)			
devices	Fast-5	Fast-10	Fast-20 (note 2)	
1 to 4 maximum capacitance SCSI devices	6	3	3	
5 to 8 maximum capacitance SCSI devices	6	3	1.5	
9 to 16 maximum capacitance SCSI devices	6	3	N/A	

#### Note:

- 1 For environments where all elements of the bus (cables, device interfaces, environmental noise and other values) are controlled to be better than minimally required, it may be possible to extend the path length and device count (see note 9 in 7.2.4).
- 2 It is recommended that the devices be uniformly spaced between terminators with the end devices located as close as possible to the terminators.
- 3 If the SCSI device(s) have less than 25pF capacitance it may be possible to extend the path length and device count (see note 9 in 7.2.4).

The stub length when using SE transceivers shall not exceed 0,1 meter. The stub length is measured from the transceiver to the connection of the SCSI bus path (see figure 4). The spacing of devices on the SCSI bus path should be at least three times the stub length to avoid stub clustering (See annex G).

### 6.6.1 SE ground offset

The magnitude of the ground offset voltage between logic grounds on any two device connectors shall be less than 50 mV at any frequency detectable by the receiver.

### 6.7 Cables used with LVD transceivers

Balanced interconnect media (e.g., twisted-flat, discrete wire twisted pairs, matched printed circuit board traces) should be used with LVD transceivers.

NOTE 5 - Use of non-twisted flat cables causes cross-talk problems.

The maximum distance between terminators when using LVD transceivers shall be as defined in table 13.

Table 13 - LVD maximum bus path length between terminators

Interconnect	Maximum bus path length between terminators (meters) (note 1)				
Interconnect	Fast-5	Fast-10	Fast-20	Fast-40	Fast-80
Point-to-point interconnect	25	25	25	25	25
Multidrop interconnect	12	12	12	12	12

### Note:

### 6.7.1 LVD stub length and spacing

The stub length when using LVD transceivers shall not exceed 0,1 meter. The difference in stub length shall be less than 1,27 cm for the REQ, ACK, DB(15,0), P\_CRCA and DB(P1) signals. Stub length differences on the + and - signals of the same differential line should be minimized. The stub length is measured from the stub connection (see 4.3) to the end of the stub. The spacing of devices on the SCSI bus path shall be as indicated in table 14.

Table 14 - Minimum stub connection spacing rules for LVD SCSI devices

	Minimum spacing between stub conne				nections (meters)	
mode	10 61,111	65 pF/m (note)	90 pF/m (note)	115 pF/m (note)	140 pF/m (note)	
LVD	0,36	0,22	0,16	0,13	0,10	

Note: Media capacitance with no devices attached measured between a signal conductor and ground when all other conductors in the path are connected to ground.

<sup>1</sup> For environments where all elements of the bus (cables, device interfaces, environmental noise and other values) are controlled to be better than minimally required, it may be possible to extend the path length and device count (see note 9 in 7.2.4).

# 7 SCSI parallel interface electrical characteristics

# 7.1 SCSI parallel interface electrical characteristics overview

The SCSI parallel interface may use the following transmitter implementations:

- a) SE passive negation;
- b) SE active negation;
- c) LVD.

LVD/MSE transmitters support SE active negation. An LVD/MSE device may be damaged if exposed to voltages above 4,1 V.

If a transceiver fully complies with the requirements of more than one of the above transmitter implementations then it may interoperate with those transceiver types.

Hot plug events may cause the SCSI bus to change transmission modes. If a mode change occurs the SCSI bus is not operational until all SCSI devices and terminators have changed modes.

NOTE 6 - A hot plug event that changes the SCSI bus transmission mode from LVD to SE only works if all SE requirements (e.g., SCSI device count and bus length) are met for the new configuration.

For each transmitter implementation one or more LVD receiver and capacitance specifications may apply.

For measurements in this clause, SCSI bus termination is assumed to be external to the SCSI device. See 6.5 for the termination requirements for the RESERVED lines. SCSI devices may have provision for allowing optional internal termination provided the internal termination conforms with 7.2.1, 7.3.1, or 7.4.1 when enabled and the SCSI device, including the disabled termination, conforms with 7.2.4 or 7.3.4 when the internal termination is disabled.

In addition to the device electrical requirements defined in the remaining subclauses of this clause devices shall meet the requirements specified in table 15 and table 16 at the device connector.

Table 15 - Electrical input requirements at the device connector

Mode	Minimum	Maximum	Notes
SE (passive negation) input voltage	-0,5 V D.C.	5,5 V D.C.	Absolute maximum at all operating conditions, SCSI devices meeting the passive negation requirements in table 17.
SE (active negation) input voltage	-0,5 V D.C.	4,1 V D.C.	Absolute maximum at all operating conditions, for SCSI devices meeting the active negation requirements in table 17.
LVD/MSE input voltage (D.C. V + or - signal to local ground)	-0,5 V D.C.	4,1 V D.C.	Absolute maximum at all operating conditions all signals except DIFFSENS.
DIFFSENS for LVD/MSE input voltage	-0,5 V D.C.	4,1 V D.C.	Absolute maximum at all operating conditions for the DIFFSENS connection.
Note: LVD/MSE SCSI devices may be damaged by DIFFSENS voltage from HVD devices.			

Table 16 - Input current requirements at the device connector for lines not being driven by the device

Value	Maximum	Notes
MSE current magnitude	± 20 μA D.C.	Measured from + or - signal 0 < V <sub>IN</sub> < 4,1 V to local ground for each signal pin.
LVD current magnitude	± 20 μA D.C.	Measured from + or - signal $V_{\rm IN}$ < 2,5 V to local ground for each signal pin.

# 7.2 SE alternative

#### 7.2.1 SE termination

All SCSI bus signals are common among all devices connected to the bus. All signal lines shall be terminated at both ends with a terminator that is compatible with the type of transceivers used in the SCSI devices. The termination points define the ends of the bus. These termination points may be internal to one or two SCSI devices.

NOTE 7 - If the termination is provided and enabled within a SCSI device that device should not be removed from the SCSI bus while the bus is in use.

All SE conductors not defined as RESERVED, SIGNAL RETURN, or TERMPWR shall be terminated exactly once at each end of the bus. The termination of each signal shall meet the following requirements:

- a) the terminators shall be powered by the TERMPWR line and may receive additional power from other sources but shall not require such additional power for proper operation (see 7.5);
- b) each terminator shall source current to the signal line whenever its terminal voltage is below 2,5 V D.C. and this current shall not exceed 22,4 mA for any line voltage at or above 0,5 V D.C and 25,4 mA for any line voltage between 0,5 V D.C. and 0,2 V D.C. even when all other signal lines are driven at 4.0 V D.C.:
- c) the voltage on all released signal lines shall be at least 2,5 V D.C.;
- d) these conditions shall be met with any conforming configuration of targets and initiators as long as at least one device is supplying TERMPWR;
- e) the terminator at each end of the SCSI bus (see 7.2.4) shall add a maximum of 25 pF capacitance to each signal.
- f) the terminator shall not source current to the signal line whenever its terminal voltage is above 3,24 V D.C. except terminators may source current when the voltage is above 3,24 V D.C. in applications where the bus is less than 0,3 m.

Terminators employing a 220 ohm resistor to 5 volts and a 330 ohm resistor to ground shall not be used.

# 7.2.2 SE output characteristics

SE signals shall be driven with either passive-negation or, except OR-tied signals (see 8.4), active-negation drivers. Passive-negation drivers shall only be used in SCSI devices that support transfer rates no greater than fast-10. Passive-negation drivers have two states, asserted and high-impedance. Passive-negation drivers are usually implemented using an open-collector or an open-drain circuit. Active-negation drivers have three states: asserted, negated, and high-impedance. Each signal sourced by a SCSI device shall have the steady state D.C. output characteristics defined in table 17 measured at the SCSI device's connector.

Table 17 - SE steady state output voltage characteristics

Driver Type	Maximum transfer rate	SE steady state output voltage characteristics						
Passive negation	Async., Fast-5, Fast-10	a) $V_{OL}$ (low-level output voltage) = 0,0 V D.C. to 0,5 V D.C. at $I_{OL}$ = 48 mA (signal asserted); b) $V_{OH}$ (high-level output voltage) = 2,5 V D.C. to 5,25 V D.C. (signal negated)						
Active negation	Async., Fast-5, Fast-10, Fast-20	a) $V_{OL}$ (low-level output voltage) = 0,0 V D.C. to 0,5 V D.C. at $I_{OL}$ = 48 mA (signal asserted); b) $V_{OH}$ (high-level output voltage) = 2,5 V D.C. to 3,7 V D.C. (signal negated). See figure 26 for $I_{OH}$ .						
Note:	Note: SE steady state output voltage characteristics specified by maximum transfer rate shall							

apply even if a slower transfer rate is negotiated.

Passive-negation drivers do not source current to achieve the V<sub>OH</sub> voltage level. They enter the

high-impedance state and rely on the terminator to source the current.

The output characteristics (signal negated) for active-negation drivers shall be constrained to operate in the non-shaded areas of figure 26 for fast-20 devices and are recommended for all others.




Figure 26 - Active negation current vs. voltage

NOTE 8 - Figure 26 shows the allowed domains for the D.C. output characteristics of an active-negation driver when negated. It is not intended to show A.C. output characteristics, which may be different due to other requirements such as slew rate specifications. To measure the actual device D.C. output characteristics, it is necessary to vary the device load, so the test circuit shown in figure 27 is not applicable to this measurement.

While active-negation drivers may be used on any non-OR-tied signal (see 8.4), their usage is particularly valuable on the ACK and REQ signals, because these signals are vulnerable to glitches on the transition that could lead to false ACK or REQ detection. Additional benefit may be achieved by using active-negation drivers on the DATA BUS, P\_CRCA, and DB(P1) signals when operating in fast synchronous data transfer mode by reducing the skews between the first group of signals (ACK and REQ)

and the DATA BUS, P\_CRCA, and DB(P1).

All SE drivers shall maintain the high-impedance state during powering on and powering off.

SCSI devices should meet the following specifications for all signals when measured on the test circuit shown in figure 27 with a load capacitor ( $C_1$ ) of 15 pF  $\pm$  5%:

- a)  $t_{rise}$  (rise rate) = 520 mv per ns maximum (0,7 V D.C. to 2,3 V D.C.);
- b)  $t_{fall}$  (fall rate) = 520 mv per ns maximum (2,3 V D.C. to 0,7 V D.C.).

The slew rates specified above are requirements for a driver when using the SE test circuit in figure 27. Those slew rates are not the observed rise rate or fall rate that would be observed on an actual SCSI bus.

All other A.C. output timing specifications shall be measured with the test circuit shown in figure 27 with a load capacitor ( $C_L$ ) of 200 pF  $\pm$  5%. The driver output timing using the load in the test circuit represents the timings defined in figure 44 and figure 45.




Figure 27 - SE A.C. test circuit

# 7.2.3 SE input characteristics

SCSI devices with power on shall meet the electrical characteristics in table 18 on each signal (including both receivers and disabled drivers). SCSI devices shall also meet the requirements in 9.3.1 and 9.3.2.

Table 18 - SE input voltage characteristics

Maximum transfer rate	SE input voltage characteristics
Fast-5	a) VIL (low-level input voltage) = 0,0 V D.C. to 0,8 V D.C. (signal true); b) VIH (high-level input voltage) = 2,0 V D.C. to 5,25 V D.C. (signal false) c) IIL (low-level input current) = -0,4 mA to 0,0 mA at VI = 0,5 V D.C.; d) IIH (high-level input current) = 0,0 mA to 0,1 mA at VI = 2,7 V D.C.; e) Minimum input hysteresis = 0,2 V D.C.
Fast-10	a) VIL (low-level input voltage) = 0,0 V D.C. to 0,8 V D.C. (signal true); b) VIH (high-level input voltage) = 2,0 V D.C. to 5,25 V D.C. (signal false) c) IIL (low-level input current) = $\pm$ 20 $\mu$ A at VI = 0,5 V D.C.; d) IIH (high-level input current) = $\pm$ 20 $\mu$ A at VI = 2,7 V D.C.; e) Minimum input hysteresis = 0,3 V D.C.
Fast-20	<ul> <li>a) VIL (low-level input voltage) = 1,0 V D.C. maximum (signal true);</li> <li>b) VIH (high-level input voltage) = 1,9 V D.C. minimum (signal false)</li> <li>c) IIL (low-level input current) = ± 20 μA at VI = 0,5 V D.C.;</li> <li>d) IIH (high-level input current) = ± 20 μA at VI = 2,7 V D.C.;</li> <li>e) Minimum input hysteresis = 0,3 V D.C.</li> </ul>

#### Note:

- 1 SE input voltage characteristics specified by the maximum transfer rate shall apply even if a slower transfer rate is negotiated.
- 2 Due to the tighter voltage thresholds for fast-20, the power supply should have a maximum ±5% tolerance of the nominal voltage.
- 3 All values apply to both active negation and passive negation devices.

The transient leakage current that may occur (e.g. with some ESD protection circuits) at the time of physical insertion of a SCSI device is an exponentially decaying current that does not exceed the following specifications:

- a)  $I_{IH.HP}$  (hot-plug high-level input current peak value excluding the first 10ns) = +1,5 mA at  $V_I$  = 2,7 V D.C.;
- b)  $T_{HP}$  (transient current duration to 10 % of peak value) = 20  $\mu$ s maximum.

SCSI devices with power off should meet the above  $I_{IL}$  and  $I_{IH}$  electrical characteristics on each signal, except at time of physical insertion, when  $I_{IH,HP}$  and  $T_{HP}$  prevail.

The nominal switching threshold should be 1,4 V D.C. to achieve maximum noise immunity and to ensure proper operation with complex cable configurations.

SCSI devices should incorporate a glitch filter function on REQ and ACK signals to reduce or eliminate the effect of glitch pulses.

If implemented, the glitch filter period shall not be so long as to mask out the subsequent valid transition edges of the incoming REQ and ACK signals.

## 7.2.4 SE input and output characteristics

The SE signals shall have the characteristics defined in table 19 when measured at the SCSI device's connector.

Table 19 - SE input and output electrical characteristics

Maximum transfer rate	SE input and output electrical characteristics
Fast-5	a) Maximum signal capacitance = 25 pF, measured at the beginning of the stub (see figure 4).
Fast-10	a) $I_L$ (Leakage current) = -20 $\mu$ A to + 20 $\mu$ A at $V_I$ = 0,0 $V$ D.C. to 5,25 $V$ D.C. (high-impedance state); b) Maximum signal capacitance = 25 pF, measured at the beginning of the stub (see figure 4).
Fast-20	a) $I_L$ (Leakage current) = -20 $\mu$ A to + 20 $\mu$ A at $V_I$ = 0,0 $V$ D.C. to 4,1 $V$ D.C. (high-impedance state); b) Maximum signal capacitance = 25 pF, measured at the beginning of the stub (see figure 4).

#### Note

- 1 SE input and output voltage characteristics specified by the maximum transfer rate shall apply even if a slower transfer rate is negotiated.
- 2 All values apply to both active negation and passive negation devices.

NOTE 9 - It is practical to design SCSI devices with a lumped capacitance of less than 16pF. SCSI devices without a switchable terminator may reduce this node capacitance even further. A decrease in lumped capacitance of the node and a uniform increase of the impedance along the SCSI bus towards an optimum value improves the margin and may allow for a greater number of attached SCSI devices. Backplane designs give the implementor the possibility of increasing the margins and connecting a greater number of SCSI devices to the bus.

## 7.3 LVD alternative

#### 7.3.1 LVD termination

The terminators shall be powered by the TERMPWR line and may receive additional power from other sources but shall not require such additional power for proper operation.

The electrical characteristics of LVD bus termination shall be as specified in this subclause. Figure 28 shows the  $V_B$  and  $V_A$  measurement points, referenced to local ground, for the LVD bus terminator.





Figure 28 - LVD bus terminator

Figure 28 through figure 33 define the measurement points for the LVD terminators. Electrical characteristics shall meet the requirements in table 20 and table 21.



**CURRENT IS DRIVEN, VOLTAGE IS MEASURED** 

Figure 29 - Test circuit for terminator differential impedance

The requirements on the LVD bus termination that relate to differential impedance are specified in figure 29 and table 20. Figure 30 and table 20 show the allowed ranges for  $I_{diff}$  and  $V_{diff}$  in figure 29. The requirements that relate to differential impedance are specified in figure 30 and table 20. Table 20 specifies the allowed ranges for  $I_{diff}$  and  $V_{diff}$  in figure 29. The terminator bias voltage  $V_{BIAS}$  ( $V_{BIAS}$  is the voltage measured when I=0 in figure 27) shall have the values measured between  $V_1$  and  $V_2$  as measured at  $V_{diff}$  in figure 29 with the range values defined in table 20 in the LVD impedance and  $V_{BIAS}$  tests column.





Figure 30 - Termination I-V characteristics for differential and common mode impedance tests



**VOLTAGE IS DRIVEN, CURRENT IS MEASURED** 

Figure 31 - Test circuit for termination common mode impedance test

The requirements that relate to common mode impedance are specified in figure 30 and table 20. Table 20 specifies the allowed ranges for  $I_{CM}$  and  $V_{CM}$  in figure 31. The terminator bias voltage  $V_{BIAS}$  ( $V_{BIAS}$  is the voltage measured when I=0 in figure 27) shall have the values measured between  $V_1$  and  $V_2$  as measured at  $V_{CM}$  in figure 31 with the range values defined in table 20 in the common mode impedance and  $V_{BIAS}$  tests column.

Table 20 - I-V requirements for differential impedance, common mode impedance, and  $V_{\text{BIAS}}$  tests

Values (figure 30)	Differential impedance and V <sub>BIAS</sub> tests (note) (figure 29)	Common mode impedance and V <sub>BIAS</sub> tests (figure 31)
V <sub>1</sub> (mV)	100	1125
V <sub>2</sub> (mV)	125	1375
V <sub>3</sub> (V)	1,0	2,0
V <sub>4</sub> (V)	-1,0	0,5
I <sub>max</sub> (mA)	9,00	N/A
I <sub>min</sub> (mA)	-11,25	N/A
S <sub>1</sub> (ohms)	100	100
S <sub>2</sub> (ohms)	110	300
Measurement	D.C.	D.C.
Note: V <sub>A</sub> + V	<sub>B</sub> = 2,5 ± 0,2 V (figure 29)	

The requirements on termination that relate to electrical balance are specified in figure 32, figure 33, and table 21. The voltage  $V_{test1}$  in figure 32 is varied over frequencies of 0 to 40 MHz with amplitude varied over the range  $V_{MIN}$  to  $V_{MAX}$  specified in table 21 while the voltage named  $\Delta V$  in figure 32 is measured. The maximum difference between values of  $\Delta V$  ( $\Delta V$  in figure 32) measured during this test shall be as specified in table 21.




Figure 32 - Termination balance test configuration




Figure 33 - Termination balance test data definition

Table 21 - Values for LVD termination balance test

Value	LVD						
V <sub>MIN</sub> (V <sub>test1</sub> peak)	0,7						
V <sub>MAX</sub> (V <sub>test1</sub> peak)	1,8						
R (ohms)	100 ± 0,01%						
δV	20 mV max						
Note: $\Delta V$ - Input impedance for instrumentation > 10 Kohms $V_{test1}$ swept through all values between $V_{MIN}$ and $V_{MAX}$							

# 7.3.2 LVD driver characteristics

The LVD driver shall provide balanced asymmetrical sources that provide current from positive supply voltage to one signal line while sinking the same current to ground from the other signal line as shown in figure 34. Diagonally opposite sources operate together to produce a signal assertion or a signal negation. An assertion is produced when positive supply voltage current is sourced from source 4 to the +signal line and source 2 sinks the same current from the -signal line to ground. A negation is produced when positive supply voltage current is sourced from source 1 to the -signal line and source 3 sinks the same current from the +signal line to ground.




Figure 34 - LVD transceiver architecture

Balanced transmissions occur when the changes in +SIGNAL current and the changes in the -SIGNAL current precisely cancel each other. The balance is important to reduce EMI and common mode signals. Asymmetry occurs when the intensity of the source 2 and 4 assertion pair is different from the source 1 and 3 negation pair. To compensate for the negation biasing effect of the terminators, the 2 and 4 assertion pair is stronger than the 1 and 3 negation pair.

LVD drivers shall meet the requirements in annex A.

# 7.3.3 LVD receiver characteristics

LVD receivers shall be connected to the +signal and -signal as shown in figure 34. An example of an LVD receiver is shown in figure 35. LVD receivers shall meet the requirements in annex A.




Figure 35 - LVD receiver example

# 7.3.4 LVD capacitive loads

Capacitive loads on differential SCSI busses shall meet the requirements specified in this section.

There are three components to differential SCSI bus capacitive loading: -Signal to local ground (C1), +Signal to local ground (C2), and -signal to +signal (C3) as shown in figure 36. The values C1, C2, and C3 represent measurements between the indicated points and do not represent discrete capacitors. Capacitance measurements shall be made with a nominal 1MHz source with the same nominal D.C. level on the +signal and the -signal as specified in table 22. The driving source from the instrumentation shall apply an A.C. signal level less than 100 mV rms.

- SIGNAL

C1

LOCAL

GROUND

C2

+ SIGNAL

Figure 36 - LVD Capacitive loads

Table 22 - Values for LVD capacitive loads

Capacitance measurement	Maximum (note)	Description						
C1 (pF)	15	@V=0,7 to 1,8 V D.Csig/gnd REQ, ACK, DB(15-0), P_CRCA, and DB(P1)						
C2 (pF)	15	@V=0,7 to 1,8 V D.C. +sig/gnd REQ, ACK, DB(15-0), P_CRCA and DB(P1)						
C3 (pF)	8	@V=0,7 to 1,8 V D.C. both - and +sig/gnd V is the same for both sigs ±100mV REQ, ACK, DB(15-0), P_CRCA and DB(P1)						
C1 (pF)	25	@V=0,7 to 1,8 V D.Csig/gnd all other signals						
C2 (pF)	25	@V=0,7 to 1,8 V D.C. +sig/gnd all other signals						
C3 (pF)	13	@V=0,7 to 1,8 V D.C. both - and +sig/gnd V is the same for both sigs ±100mV all other signals						
C1 - C2   (pF)	1,5	REQ, ACK, DB(15-0), P_CRCA and DB(P1) (same signal)						
C1 - C2   (pF)	3	all other signals (same signal)						
C1(i) - C1(REQ)   (pF)	2	For DATA(i) i = 0-15 and DB(P1) and P_CRCA						
C2(i) - C2(REQ)   (pF)	2	For DATA(i) i = 0-15 and DB(P1) and P_CRCA						
C1(i) - C1(ACK)   (pF)	2	For DATA(i) i = 0-15 and DB(P1) and P_CRCA						
C2(i) - C2(ACK)   (pF)	2	For DATA(i) i = 0-15 and DB(P1) and P_CRCA						
note: It is recommended that implementors design capacitive loads to be as small as practical.								

SCSI devices containing the enabled bus termination shall have maximum values 1,5 times the maximums listed in table 22. Differential bus termination circuitry that is not part of a SCSI device shall have maximum values 0,5 times the maximums listed in table 22.

# 7.3.4.1 Management of LVD release glitches

Under some conditions, an LVD signal that transitions from actively negated to released may cause brief pulses to the true signal state. These pulses are called "release glitches" and may last up to a bus settle delay. Requirements are defined in this subclause to avoid adverse affects from release glitches.

SCSI devices shall incorporate the requirements specified in table 23 when using LVD drivers and may incorporate the requirements when using other drivers. The usage of active negation increases cross talk noise margin and increases the true-to-false transition speed as compared to passive negation.

Table 23 - Non-QAS glitch management requirements for SCSI devices using LVD drivers

Signals	Mode	Active negation	Transmitting device	Receiving device
BSY, SEL, RST	I,T	Р	No glitch management required.	No glitch management required.
ACK, ATN	I	R	The initiator shall wait for a BUS FREE phase (note) before releasing the ACK and ATN signals from the actively negated state.	Starting no later than a Bus Settle Delay after releasing the BSY signal, the target shall ignore the ACK and ATN signals until a subsequent connection.
REQ	Т	R	The target shall wait 2,5 x (Bus Settle Delay) after releasing the BSY signal before releasing the REQ signal from the actively negated state.	The initiator shall begin to ignore the REQ signal within 1,5 x (Bus Settle Delay) of the transition of the BSY signal from true to false
C/D, I/O, MSG	Т	R	After a SELECTION or RESE- LECTION phase, these signals shall not be released until the BSY signal is released.	No glitch management required.
DATA BUS (SELECTION and RSELECTION phases)	I,T	Р	The transmitting device shall release all false data bits during these phases.	No glitch management required.
DATA BUS (During information transfers)	I,T	R	No glitch management required.	No glitch management required.
Key: I = initia	ator; P =	prohibited;	R = required; T = target	
Note: BUS F	REE ph	ase starts a	a Bus Settle Delay after the BSY ar	nd SEL signals are both false.

# 7.3.5 SE/HVD transmission mode detection

HVD is not defined in this standard. For information on HVD SCSI device implementation see the SCSI Parallel Interface-2 Standard (X3.302-1998).

Transmission mode detection by LVD SCSI devices of SE and HVD SCSI devices is accomplished through the use of the DIFFSENS line. Requirements for SCSI devices and terminators for DIFFSENS are not the same as for "signal" lines because DIFFSENS is driven and detected using its own SE transmission and detection scheme.

LVD termination shall drive the DIFFSENS line as specified in 7.3.5.1 and LVD SCSI devices shall sense the DIFFSENS signal as specified in 7.3.5.2.

SCSI devices and terminators connected to the DIFFSENS line shall comply with the requirements in table 15 and table 16.

## 7.3.5.1 LVD DIFFSENS driver

The LVD DIFFSENS driver sets a voltage level on the DIFFSENS line that uniquely defines an LVD transmission mode. LVD terminators and multimode terminators (see 7.4.1) shall provide an LVD DIFFSENS driver according to the specifications in table 24.

Value	max.	nominal	min.	notes
V <sub>O</sub> (volts) when I <sub>O</sub> = 0 to 5 mA	1,4	1,3	1,2	
I <sub>OS</sub> (mA)	15	5		With TERMPWR at operational levels and $V_0 = 0$ .
Input current D.C.  (μΑ)	10			With terminator disabled.
Input sink current D.C. (μA) at V <sub>O</sub> = 2,75V	200		20	Required to prevent the line from floating and to ensure the HVD DIFFSENS drivers dominate the LVD DIFFSENS drivers.

Table 24 - LVD DIFFSENS driver specifications

## Note:

- All requirements apply at the terminator bussing connection (see figure 4).
- All measurements per figure 37.
- $I_{OS} = I_{O}$  short circuit, when SE SCSI device is attached.




Figure 37 - LVD DIFFSENS driver signal definitions

# 7.3.5.2 LVD DIFFSENS receiver

LVD SCSI devices shall incorporate an LVD DIFFSENS receiver that detects the voltage level on the DIFFSENS line for purposes of informing the SCSI device of the transmission mode being used by the bus. The LVD DIFFSENS receiver shall be capable of detecting SE, LVD, and HVD SCSI devices. Table 25 and figure 38 define the receiver input levels for each of the three modes.




Figure 38 - DIFFSENS receiver function

Table 25 - DIFFSENS receiver operating requirements

V <sub>in</sub> range	Sensed differential driver type
-0,35V to +0,5V	SE
> +0,5V to < 0,7V	indeterminate for detecting SE and LVD driver type
0,7V to 1,9V	LVD
> 1,9V to < 2,4V	indeterminate for detecting LVD and HVD driver type
2,4V to 5,5V	HVD

# Note:

- 1 Input resistance (Vin/lin) shall be 200 Kohms to 250 Kohms @ Vin < 2,7V under all conditions of power supply (i.e., powering on, powering off, power transients)
- 2 All voltages measured at the SCSI device connector with respect to local ground.
- 3 LVD/MSE SCSI devices may be damaged by DIFFSENS voltage from HVD devices.

The input resistance requirement is for purposes of providing ground reference if no DIFFSENS drivers are connected to the bus and to ensure that the DIFFSENS receivers do not load the DIFFSENS drivers excessively and to ensure that SE mode is detected.

SCSI devices shall not allow the +SIGNAL line or -SIGNAL line drivers to leave the high impedance state during initial power on until both of the following conditions are satisfied:

a) the SCSI device is capable of logical operation for at least a DIFFSENS voltage filter time, and

NOTE 10 - Note: The DIFFSENS voltage filter time delay allows time for the DIFFSENS pin to connect after the initial power connection (in the case of insertion of a SCSI device into an active system), or allows time for the power distribution system to settle.

b) the DIFFSENS mode detected has remained stable for an additional 100 ms after (a) is achieved.

A SCSI device shall not change its present signal driver or receiver mode based on the DIFFSENS voltage level unless a new mode is sensed continuously for at least a DIFFSENS voltage filter time. A SCSI device shall change to the new signal driver or receiver mode based on the DIFFSENS voltage level within 400ms of the last DIFFSENS voltage change regardless of the DIFFSENS voltage filter time.

An example implementation of an LVD DIFFSENS receiver is shown in figure 39. The reference voltage tolerance is greater on the higher voltage reference. This allows a simple resistor divider between  $V_{CC}$  and ground for the references. The DIFFSENS voltage filter time requirement is implemented in logic in this example and is not shown in the figure 39.




Figure 39 - LVD DIFFSENS receiver example

# 7.4 LVD/MSE multimode alternative

## 7.4.1 LVD/MSE multimode termination

Figure 40 shows the architecture of the multimode terminator.

Multimode terminators sense the DIFFSENS line while sourcing the DIFFSENS signal with the LVD levels (see table 24). The DIFFSENS line being grounded indicates that one or more SE SCSI devices or SE

terminators are attached to the bus. A multimode terminator shall switch to the termination mode that is appropriate for the bus based on the value of the DIFFSENS input voltage. The appropriate mode is indicated in table 25.

A multimode terminator shall not change its present termination mode based on the DIFFSENS voltage level unless a new mode is sensed continuously for at least a DIFFSENS voltage filter time. A multimode terminator shall change to the new termination mode based on the DIFFSENS voltage level within 400ms of the last DIFFSENS voltage change regardless of the DIFFSENS voltage filter time.

When operating in the LVD mode the requirements in 7.3 and LVD requirements in table 15 and table 16 shall apply. When operating in the MSE mode SE termination requirements in 7.2 and MSE requirements in table 15 and table 16 shall apply.

Multimode terminators are required to provide a ground driver (similar to that described for multimode transceivers) for purposes of establishing a ground reference for the SE transmission lines. The ground driver shall turn on and remain on while the DIFFSENS line indicates SE operation. When turned on ground drivers shall appear resistive with the following performance requirements:

$$<0.5V @ +5 mA, > -0.5V @ -5 mA.$$


The requirements for the multimode terminator ground driver are different from those for the multimode transceiver ground driver (see 7.4.3) because the SCSI devices provide the bulk of the grounding. SCSI devices may be located far from the ends of the bus where ground references are more important.

NOTE 11 - If there is at least one SE SCSI device or terminator then there is at least one hard ground on each +SIGNAL line when operating in MSE mode (caused by the SCSI devices and/or terminators that are single-ended). This hard ground provides a return path for any low frequency currents in the +SIGNAL line.

NOTE 12 - The +SIGNAL line and -SIGNAL line capacitance should be balanced on disabled terminators.

When operating in an HVD environment the voltage on a termination contact may reach as high as 15 V above local ground due to allowed common mode transients for HVD. Multimode termination is not recommended for HVD environments unless the common mode voltages in the environment are controlled to safe levels for SE and LVD SCSI devices (see table 15 and table 16).

NOTE 13 - When using only the SCA-2 connector (see 5.2.4) the SE, LVD, and HVD connector contact numbers allow switching between all three modes. In this case the terminator may switch to HVD mode if so indicated by the DIFFSENS line.



LOGIC CONNECTIONS NOT SHOWN

Figure 40 - Multimode terminator architecture

### 7.4.2 LVD/MSE multimode transceiver characteristics

The architecture for the multimode transceiver is shown in figure 41.

The contact assignments in table 5, table 6, table 7, and table 8 provide compatible alignment of the pins between SE and LVD for all connector alternates. This alignment allows a single interface to supply MSE and LVD transceivers within the same SCSI device.

When operating in an HVD environment the voltage on a transceiver contact may reach as high as 15 V above local ground due to high allowed common mode transients for HVD. LVD/MSE multimode transceivers are not recommended for exposure to HVD environments unless the common mode voltages in the environment are controlled to safe levels for SE, LVD, and LVD/SE multimode SCSI devices (see table 15 and table 16).

A LVD/MSE multimode SCSI device shall meet the timing requirements of the DIFFSENS receiver in 7.3.5.2.

LVD/MSE multimode transceivers shall be set to the appropriate mode by sensing the output of the DIFFSENS receiver. If the DIFFSENS receiver indicates SE the LVD/MSE multimode transceiver shall follow the SE requirements in 7.2 and MSE requirements in table 15 and table 16. If the DIFFSENS line indicates LVD mode the LVD/MSE multimode transceiver shall follow the requirements in 7.3. If HVD operation is indicated by the DIFFSENS receiver all signals (except DIFFSENS) shall be set to a high impedance state (> 100K ohms to the local ground).

NOTE 14 - Protocol chips may offer SE fast-40 signals to drive separate LVD or HVD transceivers. These fast-40 SE signals are not specified for direct connection to a SCSI bus.




Figure 41 - Multimode transceiver architecture

# 7.4.3 Ground drivers

When using the multimode driver architecture described in figure 41 a MSE driver is required for the ground side of the driver. The ground driver provides the connection to ground for the SE ground line associated with the SE -signal line. When the MSE alternate is implemented the signal ground connections should be through the ground drivers to allow switching to LVD mode.

When turned on, ground drivers shall appear resistive with the following performance requirements: <0,5V @ +25 mA, > -0.5V @ -25 mA. Ground drivers shall remain on for the entire time the SCSI device is powered on and is sensing a SE transmission mode from the DIFFSENS receiver as specified in 7.3.5.2. ground drivers are not required to implement any slew rate controls.

NOTE 15 - The disabled ground driver capacitance should match the capacitance of the disabled assertion and negation drivers.

# 7.5 Terminator power

Provision shall be made to provide power from one or more sources to the TERMPWR lines of the SCSI bus. Terminator power shall be supplied through a low forward drop diode or similar semiconductor that prevents backflow of power if one of the sources of TERMPWR is powered off.

Bus terminators shall be powered from at least one source of termination power (TERMPWR). The TERMPWR lines in the cable are available for distribution of termination power. Direct connection between the TERMPWR source and the individual terminators without using the TERMPWR line is also allowed.

If the TERMPWR source is connected to the cable TERMPWR line, the source shall be isolated in a manner that prevents sinking of current from the TERMPWR line into the TERMPWR source (for example if the TERMPWR source voltage falls below the voltage existing on the TERMPWR line, the TERMPWR source sinks current unless unidirectional isolation is present in the TERMPWR source).

Regulatory agencies may require limiting maximum (short circuit) current to the TERMPWR lines. These requirements generally mandate the use of current limiting circuits and may restrict the number of sources provided for TERMPWR.

The terminator power characteristics, for each terminator, at the terminator shall be as defined in table 26.

Terminator type LVD SE/LVD SE (Multimode) P cable Terminator power characteristics A cable 0,2 V dropout regulator I<sub>min</sub> (A) @ V<sub>min</sub> 0.35 0.6 0.6 0,5 0.65 V<sub>min</sub> (V) @ I<sub>min</sub> 4,0 2,7 4,0 3,0 3,0 V<sub>max</sub> (V) @ 5,25 5,25 5,25 5,25 5,25 all conditions Note: The recommended TERMPWR current limiting is 2,0 amps.

Table 26 - Terminator power characteristics at the terminator

NOTE 16 - SCSI devices connected with a SE A cable (table 3) are not able to meet the source current requirements in table 26 unless the TERMPWR conductor size is 0,080 98 mm<sup>2</sup> (28 AWG) minimum because the SE A cable contains only one TERMPWR line.

NOTE 17 - It is recommended that a SCSI device connected with the nonshielded alternative 2 connectors (see 5.2.2) that provide terminator power use keyed connectors to prevent accidental grounding or the incorrect connection of terminator power.

It is recommended that the terminator power lines be decoupled at each terminator with a bypass capacitor of at least 2,2  $\mu$ F, to improve signal quality, but not greater than 10 $\mu$ F. (see 6.4)

The TERMPWR lines may be used for distribution of power for purposes other than for SCSI bus termination as long as the voltage delivered to the SCSI bus terminators remains adequate to supply the requirements of the terminators under all conditions of SCSI bus operation and under all conditions of other loading.

# 8 SCSI bus signals

# 8.1 SCSI bus signals overview

Information transfer on the SCSI bus is allowed between only two SCSI devices at any given time except during MESSAGE IN phase when QAS is enabled. All SCSI devices that have QAS enabled are required to monitor messages during a MESSAGE IN phase for a QAS REQUEST message. The maximum number of SCSI devices is determined by the width of the data path implemented. The SCSI devices may be any combination of initiators and targets, provided there is at least one of each.

Each SCSI device has a SCSI address and a corresponding SCSI ID bit assigned to it. When two SCSI devices communicate on the SCSI bus, one acts as an initiator and the other acts as a target. An initiator originates an I/O process and the target performs the I/O process.

NOTE 18 - A SCSI device is usually fixed as an initiator or target, but some SCSI devices may be able to assume either role.

Table 27 shows the relationship between SCSI Addresses, SCSI IDs, and arbitration priority. In table 27 a hyphen ("-") represents a logical zero bit.

Table 27 - Arbitration priorities by SCSI ID

SCSI address	DB 15							DB 8	DB 7							DB 0	Priority
7	-	-	-	-	-	-	-	-	1	-	-	-	-	-	-	-	1
6	-	-	-	-	-	-	-	-	-	1	-	-	-	-	-	-	2
5	-	-	-	-	-	-	-	-	-	-	1	-	-	-	-	-	3
4	-	-	-	-	-	-	-	-	-	-	-	1	-	-	-	-	4
3	-	-	-	-	-	-	-	-	-	-	-	-	1	-	-	-	5
2	-	-	-	-	-	-	-	-	-	-	-	-	-	1	-	-	6
1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1	-	7
0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1	8
15	1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	9
14	-	1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	10
13	-	-	1	-	-	-	-	-	-	-	-	-	-	-	-	-	11
12	-	-	-	1	-	-	-	-	-	-	-	-	-	-	-	-	12
11	-	-	-	-	1	-	-	-	-	-	-	-	-	-	-	-	13
10	-	-	-	-	-	1	-	-	-	-	-	-	-	-	-	-	14
9	-	-	-	-	-	-	1	-	-	-	-	-	-	-	-	-	15
8	-	-	-	-	-	-	-	1	-	-	-	-	-	-	-	-	16

# 8.2 Signal descriptions

BSY (BUSY). An "OR-tied" signal that indicates that the SCSI bus is in use.

**SEL (SELECT).** An "OR-tied" signal used by an initiator to select a target or by a target to reselect an initiator.

C/D (CONTROL/DATA). A signal sourced by a target that indicates whether control or DATA phase information is on the DATA BUS. Asserted indicates CONTROL (i.e., COMMAND, STATUS, and

MESSAGE phases).

**I/O (INPUT/OUTPUT).** A signal sourced by a target that controls the direction of data movement on the DATA BUS with respect to an initiator. Asserted indicates INPUT. This signal is also used to distinguish between SELECTION and RESELECTION phases.

**MSG (MESSAGE).** A signal sourced by a target to indicate the MESSAGE phase or a DT DATA phase depending on whether C/D is true or false. Asserted indicates MESSAGE or DT DATA.

**REQ (REQUEST).** A signal sourced by a target to indicate a request for an information transfer on the SCSI bus.

**ACK (ACKNOWLEDGE).** A signal sourced by an initiator to respond with an acknowledgment of an information transfer on the SCSI bus.

**ATN (ATTENTION).** A signal sourced by an initiator to indicate the ATTENTION condition.

RST (RESET). An "OR-tied" signal that indicates the RESET condition.

P\_CRCA (PARITY\_CRC AVAILABLE) (with pCRC protection ST data transfers enabled). A signal sourced by the SCSI device driving the data bus during ST DATA phases. This signal is associated with the DB(7-0) signals and is used to detect the presence of an odd number of bit errors within the byte. The parity bit is driven such that the number of logical ones in the byte plus the parity bit is odd.

P\_CRCA (data group transfer enabled). A signal sourced by a target during DT DATA phases to indicate whether the information transfer-data group field is pad, pCRCa pad field, pCRC field, or data data field. When asserted all information transfers the data group field shall be pad or pCRC bytes fields that shall not be transferred to the ULP. When negated all information transfers the data group field shall be a data bytes field that shall be transferred to the ULP. During information unit transfers the P\_CRCA signal shall be negated by the target (i.e., all pad and iuCRC information is contained within the information units as defined in clause 11.4).

P\_CRCA (PARITY\_CRC AVAILABLE) (with parity protection information unit transfers enabled).

<u>During DT DATA phases</u>, <u>while information unit transfers are enabled</u>, a signal sourced by a target that shall be continuously negated by the target and shall be ignored by the initiator.

<u>P1 (ST data transfers enabled)</u>. A signal sourced by the SCSI device driving the data <u>bus</u><u>bus</u> <u>during ST DATA phases</u>. This signal is associated with the DB(<u>₹15-08</u>) signals and is used to detect the presence of an odd number of bit errors within the byte. The parity bit is driven such that the number of logical ones in the byte plus the parity bit is odd.

<u>P1 (data group transfer enabled)</u>. A signal that shall be continuously negated by the SCSI device driving the DB915-0) signals and shall be ignored by the SCSI device receiving the DB(15-0) signals during DT DATA phases.

P1 (information unit transfers enabled). A signal that shall be continuously negated by the SCSI device driving the DB(15-0) signals and shall be ignored by the SCSI device receiving the DB(15-0) signals during DT DATA phases.

**DB(7-0,P\_GRGA)** (8-bit DATA BUS). Eight data-bit signals, plus a parity-bit signal signals that form the 8-bit DATA BUS. DB(P\_GRGA) shall contain odd parity for DB(7-0). Bit significance and priority during arbitration are shown in table 27.

**DB(15-0,P\_CRCA,P1)** (with parity protected 16-bit DATA BUS). Sixteen data-bit signals, plus two parity bit signals that form the 16-bit DATA BUS. DB(P\_CRCA,P1) shall contain odd parity for DB(7-0) and DB(15-8), respectively. Bit significance and priority during arbitration are shown in table 27.

**DB(15-0,P1),P\_CRCA (with pCRC protected 16-bit DATA BUS).** Sixteen data-bit signals, plus the P\_CRCA signal that form the 16-bit DATA BUS. The P\_CRCA signal shall used to control the transfer of pCRC information. Bit significance and priority during arbitration are shown in table 27. The DB(P1) signal shall not be used as defined in clause 8.3.

# 8.3 Requirements for DB(P1) during DT data transfers

During DT DATA phases the DB(P1) line shall be continuously negated by the SCSI device driving DATA BUS signals and shall be ignored by the SCSI device receiving DATA BUS signals.

# 8.4 Requirements for P\_CRCA during information unit transfers

During information unit transfers the P\_CRCA line shall be continuously negated by the target and shall be ignored by the initiator.

Editors Note 4 - GOP: Put in descriptions of DB(7-0) and DB(15-0) and P CRCA and P1. Added in sections describing how P1 and P CRCA are used in the different modes.

# 8.5 Signal states

# 8.5.1 SE signals

Signals may be in a true (asserted) or false (negated) state. Signals that are asserted are actively driven to the true state. Signals that are negated may either be actively driven to the false state or released to the false state. A signal that is released goes to the false state because the bias of the terminator pulls the signal false. OR-tied signals shall not be actively driven false.

NOTE 19 - The advantage of actively negating signals false during information transfer is that the noise margin is higher than if the signal is simply released. This facilitates reliable data transfer at high transfer rates.

Bits of the DATA BUS are defined as one when the signal is true, and defined as zero when the signal is false.

## 8.5.2 LVD signals

Figure 42 defines the voltage and current definitions. A signal that is released goes to the false state because the bias of the terminator pulls the signal false.




Figure 42 - Voltage and current definitions

- Figure 43 defines the signaling sense of the voltages appearing on the signal and + signal lines as follows:
  - a) The signal terminal of the driver shall be negative with respect to the + signal terminal for an asserted state.
  - b) The signal terminal of the driver shall be positive with respect to the + signal terminal for a negated state.




Figure 43 - Signaling sense

NOTE 20 - For a description of V<sub>BIAS</sub> see 7.3.1.

# 8.6 OR-tied signals

The BSY, SEL, and RST signals shall be OR-tied.

BSY and RST signals may be simultaneously driven true by several SCSI devices. No signals other than BSY, SEL, RST, DB(P\_CRCA), and DB(P1) are simultaneously driven by two or more SCSI devices. DB(P\_CRCA), and DB(P1) shall not be driven false during the ARBITRATION phase but may be driven false in other phases.

# 8.7 Signal sources

Table 28 indicates the type of SCSI device allowed to source each signal. No attempt is made to show if the source is driving asserted, driving negated, or is released. All SCSI device drivers that are not active sources shall be in the high-impedance state. The RST signal may be asserted by any SCSI device at any time.

Table 28 - Signal sources

	P cable signals									
	A cable signals									
SCSI bus phase	BSY SEL		C/D I/O MSG REQ	ACK ATN	DB(7-0)	P_CRCA	DB15-8 DB(P1)			
BUS FREE	None	None	None	None	None	None	None			
Normal ARBITRATION	All	Win	None	None	S ID	SID	SID			
QAS ARBITRATION	PT	Win	None	None	SID	SID	S ID			
SELECTION	I&T	Init	None	Init	Init	Init	Init			
RESELECTION	I&T	Targ	Targ	Init	Targ	Targ	Targ			
COMMAND	Targ	None	Targ	Init	Init	Init	None			
ST DATA IN	Targ	None	Targ	Init	Targ	Targ	Targ			
ST DATA OUT	Targ	None	Targ	Init	Init	Init	Init			
DT DATA IN	Targ	None	Targ	Init	Targ	Targ	Targ			
DT DATA OUT	Targ	None	Targ	Init	Init	Targ	Init			
STATUS	Targ	None	Targ	Init	Targ	Targ	None			
MESSAGE IN	Targ	None	Targ	Init	Targ	Targ	None			
MESSAGE OUT	Targ	None	Targ	Init	Init	Init	None			

All: The signal shall be driven by all SCSI devices that are actively arbitrating.

S ID: A unique data bit (the SCSI ID) shall be driven by each SCSI device that is actively arbitrating; the other data bits shall be released (i.e., not driven) by this SCSI device. The P\_CRCA and DB(P1) bit(s) may be released or driven to the true state, but shall not be driven to the false state during this phase.

I&T: The signal shall be driven by the initiator, target, or both, as specified in the SELECTION phase and RESELECTION phase.

Init: If driven, this signal shall be driven only by the active initiator.

None: The signal shall be released; that is, not driven by any SCSI device. The bias circuitry of the bus terminators pulls the signal to the false state.

Win: The signal shall be driven by the one SCSI device that wins arbitration.

Targ: If the signal is driven, it shall be driven only by the active target.

PT: Target that initiated the QAS arbitration.

# 9 SCSI parallel bus timing

# 9.1 SCSI parallel bus timing values

See table 29, table 30, and table 31 SCSI bus timing values. Unless otherwise indicated, the delay-time measurements for each SCSI device, shown in table 29, shall be calculated from signal conditions existing at that SCSI device's port. The timing characteristics of each signal are described in the following paragraphs. Timing requirements relating to LVD release glitches are defined in clause 7.3.4.1.

Table 29 - SCSI bus control timing values

Clause	Timing description	Timing values
9.2.1	Arbitration Delay	2,4 μs
9.2.4	Bus Clear Delay	800 ns
9.2.5	Bus Free Delay	800 ns
9.2.6	Bus Set Delay	1,6 µs
9.2.7	Bus Settle Delay	400 ns
9.2.8	Cable Skew (note 1)	4 ns
9.2.13	Data Release Delay	400 ns
9.2.14	DIFFSENS voltage filter time	100 ms
9.2.15	Physical Disconnection Delay	200 us
9.2.16	Power on to Selection (note 2)	10 s
9.2.17	QAS Arbitration Delay	1000 ns
9.2.18	QAS Assertion Delay	200 ns
9.2.19	QAS Release Delay	200 ns
9.2.20	QAS non-DATA phase REQ (ACK) period	50 ns
9.2.27	Reset Delay	200 ns
9.2.28	Reset Hold Time	25 µs
9.2.29	Reset to Selection (note 2)	250 ms
9.2.30	Selection Abort Time	200 µs
9.2.31	Selection Time-out Delay (note 2)	250 ms
9.2.33	System Deskew Delay	45 ns
Notes:		

<sup>1</sup> Cable Skew is measured at each device connection with the transmitted skew subtracted from the received skew.

<sup>2</sup> This is a recommended time. It is not mandatory.

Table 30 - SCSI bus data & information phase ST timing values

Clause	Timing description	Timing values (note 5)				
		Asynch	Fast-5	Fast-10	Fast-20	Fast-40
9.2.2	ATN Transmit Setup Time	90 ns	33 ns	33 ns	21,5 ns	19,25 ns
9.2.3	ATN Receive Setup Time	45 ns	17 ns	17 ns	8,5 ns	6,75 ns
9.2.8	Cable Skew (note 1)	4 ns	4 ns	4 ns	3 ns	2,5 ns
9.2.21	Receive Assertion Period (note 2)	N/A	70 ns	22 ns	11 ns	6,5 ns
9.2.22	Receive Hold Time (note 2 and note 3)	N/A	25 ns	25 ns	11,5 ns	4,75 ns
9.2.23	Receive Negation Period (note 2)	N/A	70 ns	22 ns	11 ns	6,5 ns
9.2.24	Receive Setup Time (note 2 and note 3)	N/A	15 ns	15 ns	6,5 ns	4,75 ns
9.2.21	Receive REQ (ACK) Period Tolerance	N/A	1,1 ns	1,1 ns	1,1 ns	1,1 ns
9.2.32	Signal Timing Skew	8 ns	8 ns	8 ns	5 ns	4,5 ns
9.2.26	REQ (ACK) Period	N/A	200 ns	100 ns	50 ns	25 ns
9.2.34	Transmit Assertion Period (note 2)	N/A	80 ns	30 ns	15 ns	8 ns
9.2.35	Transmit Hold Time (note 2 and note 3)	N/A	53 ns	33 ns	16,5 ns	9,25 ns
9.2.36	Transmit Negation Period (note 2)	N/A	80 ns	30 ns	15 ns	8 ns
9.2.37	Transmit Setup Time (note 2 and note 3)	N/A	23 ns	23 ns	11,5 ns	9,25 ns
9.2.38	Transmit REQ (ACK) Period Tolerance	N/A	1 ns	1 ns	1 ns	1 ns

#### Notes:

<sup>1</sup> Cable Skew is measured at each device connection with the transmitted skew subtracted from the received skew.

<sup>2</sup> See 9.3 for measurement points for the timing specifications.

<sup>3</sup> See 9.4 for examples of how to calculate setup and hold timing.

<sup>4</sup> SCSI bus timing values specified by the maximum transfer rate for the given range shall apply even if a slower transfer rate within the given range is negotiated.

Table 31 - SCSI bus data & information phase DT timing values

Clause	Timing description	Timing Values (note 5)				
		Fast-10	Fast-20	Fast-40	Fast-80	
9.2.2	ATN Transmit Setup Time	48,4 ns	29,2 ns	19,6 ns	14,8 ns	
9.2.3	ATN Receive Setup Time	13,6 ns	7,8 ns	4,9 ns	3,45 ns	
9.2.8	Cable Skew (note 1)	4 ns	3 ns	2,5 ns	2,5 ns	
9.2.9	pCRC Receive Hold Time	10,2 ns	5,1 ns	2,55 ns	1,45 ns	
9.2.10	pCRC Receive Setup Time	20,2 ns	15,1 ns	12,55 ns	11,45 ns	
9.2.11	pCRC Transmit Hold Time	37 ns	18,5 ns	9,25 ns	4,8 ns	
9.2.12	pCRC Transmit Setup Time	47 ns	28,5 ns	19,25 ns	14,8 ns	
9.2.21	Receive Assertion Period (note 2)	80 ns	40 ns	20 ns	10 ns	
9.2.22	Receive Hold Time (note 2 and note 3)	11,6 ns	5,8 ns	2,9 ns	1,45 ns	
9.2.23	Receive Negation Period (note 2)	80 ns	40 ns	20 ns	10 ns	
9.2.24	Receive Setup Time (note 2 and note 3)	11,6 ns	5,8 ns	2,9 ns	1,45 ns	
9.2.25	Receive REQ (ACK) Period Tolerance	0,7 ns	0,7 ns	0,7 ns	0,7 ns	
9.2.32	Signal Timing Skew	26,8 ns	13,4 ns	6,7 ns	3,35 ns	
9.2.26	REQ (ACK) Period	200 ns	100 ns	50 ns	25 ns	
9.2.34	Transmit Assertion Period (note 2)	92 ns	46 ns	23 ns	11,5 ns	
9.2.35	Transmit Hold Time (note 2 and note 3)	38,4 ns	19,2 ns	9,6 ns	4,8 ns	
9.2.36	Transmit Negation Period (note 2)	92 ns	46 ns	23 ns	11,5 ns	
9.2.37	Transmit Setup Time (note 2 and note 3)	38,4 ns	19,2 ns	9,6 ns	4,8 ns	
9.2.38	Transmit REQ (ACK) Period Tolerance	0,6 ns	0,6 ns	0,6 ns	0,6 ns	

#### Notes:

- 1 Cable Skew is measured at each device connection with the transmitted skew subtracted from the received skew.
- 2 See 9.3 for measurement points for the timing specifications.
- 3 See 9.4 for examples of how to calculate setup and hold timing.
- 4 SCSI bus timing values specified by the maximum transfer rate for the given range shall apply even if a slower transfer rate within the given range is negotiated.

# 9.2 Timing description

# 9.2.1 Arbitration delay

The minimum time a SCSI device shall wait from asserting the BSY signal for arbitration until the DATA BUS is examined to see if arbitration has been won. There is no maximum time.

# 9.2.2 ATN transmit setup time

The minimum time provided by the transmitter between the assertion of the ATN signal and the negation of

the ACK signal.

# 9.2.3 ATN receive setup time

The minimum time required at the receiver between the assertion of the ATN signal and the negation of the ACK signal to recognize the assertion of an Attention Condition.

## 9.2.4 Bus clear delay

The maximum time for a SCSI device to release all SCSI bus signals after:

- a) the BUS FREE phase is detected (the BSY and SEL signals are both false for a bus settle delay);
- b) the SEL signal is received from another SCSI device during the ARBITRATION phase;
- c) the transition of the RST signal to true.

For item a) above, the maximum time for a SCSI device to release all SCSI bus signals is 1200 ns from the BSY and SEL signals first becoming both false. If a SCSI device requires more than a bus settle delay to detect BUS FREE phase, it shall release all SCSI bus signals within a bus clear delay minus the excess time.

#### 9.2.5 Bus free delay

The minimum time that a SCSI device shall wait from its detection of the BUS FREE phase (BSY and SEL both false for a bus settle delay) until its assertion of the BSY signal in preparation for entering the ARBITRATION phase.

#### 9.2.6 Bus set delay

The maximum time for a SCSI device to assert the BSY signal and its SCSI ID after it detects a BUS FREE phase for the purpose of entering the ARBITRATION phase.

## 9.2.7 Bus settle delay

The minimum time to wait for the bus to settle after changing certain control signals as called out in the protocol definitions.

#### 9.2.8 Cable skew

The maximum difference in propagation time allowed between any two SCSI bus signals measured between any two SCSI devices excluding any signal distortion skew delays.

# 9.2.9 pCRC Receive hold time

The minimum time required at the receiver between the transition of the REQ signal and the transition of the P\_CRCA signal while pCRC protection is enabled.

#### 9.2.10 pCRC Receive setup time

The minimum time required at the receiver between the transition of the P\_CRCA signal and the transition of the REQ signal while pCRC protection is enabled.

# 9.2.11 pCRC Transmit hold time

The minimum time provided by the transmitter between the transition of the REQ signal and the transition of the P\_CRCA signal while pCRC protection is enabled.

# 9.2.12 pCRC Transmit setup time

The minimum time provided by the transmitter between the transition of the P\_CRCA signal and the transition of the REQ signal while pCRC protection is enabled.

# 9.2.13 Data release delay

The maximum time for an initiator to release the DATA BUS signals following the transition of the I/O signal from false to true.

# 9.2.14 DIFFSENS voltage filter time

The minimum time DIFFSENS voltage shall be sensed continuously within the voltage range of a valid SCSI bus mode.

## 9.2.15 Physical disconnection delay

The minimum time that a target shall wait after releasing BSY before participating in an ARBITRATION phase when honoring a DISCONNECT message from the initiator.

## 9.2.16 Power on to selection

The recommended maximum time from power application until a SCSI target is able to respond with appropriate status and sense data to the TEST UNIT READY, INQUIRY, and REQUEST SENSE commands (See SCSI Primary Commands-2 Standard).

## 9.2.17 QAS arbitration delay

The minimum time a SCSI device with QAS enabled shall wait from the detection of the MSG, C/D, and I/O signals being false to start QAS until the DATA BUS is examined to see if QAS has been won.

## 9.2.18 QAS assertion delay

The maximum time allowed for a SCSI device to assert certain signals during QAS.

#### 9.2.19 QAS release delay

The maximum time allowed for a SCSI device to release certain signals during QAS.

# 9.2.20 QAS non-DATA phase REQ (ACK) period

The minimum time a QAS-capable initiator shall hold the command, message, and status bytes valid.

During MESSAGE IN and STATUS phases the minimum time <u>QAS-</u>capable initiators shall wait before asserting ACK after detecting the assertion of REQ.

During COMMAND and MESSAGE OUT phases the minimum time <u>QAS</u>-capable initiators shall wait before negating ACK after detecting the negation of REQ.

# 9.2.21 Receive assertion period

The minimum time required at a SCSI device receiving a REQ signal for the signal to be asserted while using synchronous data transfers. Also, the minimum time required at a SCSI device receiving an ACK signal for the signal to be asserted while using synchronous data transfers. For SE fast-5 and fast-10 operation, the time period is measured at the 0,8 V level. For SE fast-20 operation the period is measured at the 1,0 V level. For LVD see figure 46 and figure 47 for signal measurement points.

#### 9.2.22 Receive hold time

For ST data transfers the minimum time required at the receiving SCSI device between the assertion of the REQ signal or the ACK signals and the changing of the DATA BUS while using synchronous data transfers. For DT data transfers the minimum time required at the receiving SCSI device between the transition (i.e. assertion or negation) of the REQ signal or the ACK signals and the changing of the DATA BUS while using synchronous data transfers.

# 9.2.23 Receive negation period

The minimum time required at a SCSI device receiving a REQ signal for the signal to be negated while using synchronous data transfers. Also, the minimum time required at a SCSI device receiving an ACK signal for the signal to be asserted while using synchronous data transfers. For SE fast-5 and fast-10 operation, the time period is measured at the 2,0 V level. For SE fast-20 operation the period is measured at the 1,9 V level. For LVD see figure 46 and figure 47 for signal measurement points.

## 9.2.24 Receive setup time

For ST data transfers the minimum time required at the receiving SCSI device between the changing of DATA BUS and the assertion of the REQ signal or the ACK signal while using synchronous data transfers. For DT data transfers the minimum time required at the receiving SCSI device between the changing of DATA BUS and the transition of the REQ signal or the ACK signal while using synchronous data transfers.

# 9.2.25 Receive REQ (ACK) period tolerance

The minimum tolerance that a SCSI device shall allow to be subtracted from the REQ (ACK) period.

# 9.2.26 REQ (ACK) period

The REQ (ACK) period during synchronous data transfers is measured from an assertion edge of the REQ (ACK) signal to the next assertion edge of the signal. In DT DATA phases the nominal transfer period for data is half that of the REQ (ACK) period during synchronous data transfers since data is qualified on both the assertion and negation edges of the REQ (ACK) signal. In ST DATA phases the nominal transfer period for data is equal to the REQ (ACK) period during synchronous data transfers since data is only qualified the assertion edge of the REQ (ACK) signal.

## 9.2.27 Reset delay

The minimum time that the RST signal shall be continuously true before the SCSI device shall initiate a reset.

#### 9.2.28 Reset hold time

The minimum time that the RST signal is asserted. There is no maximum time.

#### 9.2.29 Reset to selection

The recommended maximum time from after a reset condition until a SCSI target is able to respond with appropriate status and sense data to the TEST UNIT READY, INQUIRY, and REQUEST SENSE commands (See SCSI Primary Commands-2 Standard).

## 9.2.30 Selection abort time

The maximum time that a SCSI device shall take from its most recent detection of being selected or reselected until asserting the BSY signal in response. This time-out is required to ensure that a target or initiator does not assert the BSY signal after a SELECTION or RESELECTION phase has been aborted.

## 9.2.31 Selection time-out delay

The minimum time that an initiator or target should wait for the assertion of the BSY signal during the SELECTION or RESELECTION phase before starting the time-out procedure. Note that this is only a recommended time period.

## 9.2.32 Signal Timing Skew

The maximum signal timing skew occurs when transferring random data and in combination with interruptions of the REQ (ACK) signal transitions (e.g., pauses caused by offsets). The signal timing skew includes cable skew (measured with 0101... patterns) and signal distortion skew caused by random data patterns and transmission line reflections as shown in figure 44, figure 45, figure 46, and figure 47.

The receiver detection range is the part of the signal between the "may detect" level and the "shall detect" level on either edge. (see 9.3)

## 9.2.33 System deskew delay

The minimum time that a SCSI device should wait after receiving a SCSI signal to ensure that any signals transmitted at the same time are valid. The system deskew delay shall not be applied to the synchronous data transfers.

# 9.2.34 Transmit assertion period

The minimum time that a target shall assert the REQ signal while using synchronous data transfers. Also, the minimum time that an initiator shall assert the ACK signal while using synchronous data transfers.

#### 9.2.35 Transmit hold time

For ST data transfers the minimum time provided by the transmitting SCSI device between the assertion of the REQ signal or the ACK signal and the changing of the DATA BUS while using synchronous data transfers. For DT data transfers the minimum time provided by the transmitting SCSI device between the transition of the REQ signal or the ACK signal and the changing of the DATA BUS while using synchronous data transfers.

#### 9.2.36 Transmit negation period

The minimum time that a target shall negate the REQ signal while using synchronous data transfers. Also, the minimum time that an initiator shall negate the ACK signal while using synchronous data transfers.

# 9.2.37 Transmit setup time

For ST data transfers the minimum time provided by the transmitting SCSI device between the changing of DATA BUS and the assertion of the REQ signal or the ACK signal while using synchronous data transfers. For DT data transfers the minimum time provided by the transmitting SCSI device between the changing of DATA BUS and the transition of the REQ signal or the ACK signal while using synchronous data transfers.

## 9.2.38 Transmit REQ (ACK) period tolerance

The maximum tolerance that a SCSI device may subtract from the REQ (ACK) period.

# 9.3 Measurement points

The measurements points for SE and differential ACK, REQ, DATA, P\_CRCA, and PARITY signals are defined in this clause.

## 9.3.1 SE fast-5 and fast-10 data transfer rates

SE SCSI devices with data transfer rates up to and including fast-10 shall use the measurement points defined in figure 44 for the measurement of the timing values. The rise and fall times for the SE REQ/ACK signals shall be nominally the same as for the SE DATA, DB(P\_CRCA), and DB(P1) signals.




Figure 44 - Fast-5 and fast-10 SE timing measurement points

# 9.3.2 SE fast-20 data transfer rates

SE SCSI devices with data transfer rates up to and including fast-20 shall use the measurement points defined in figure 45 for the measurement of the timing values. The rise and fall times for the SE REQ/ACK signals shall be nominally the same as for the SE DATA, DB(P\_CRCA), and DB(P1) signals.

SE fast-20 timing measurement points shall apply even if a slower transfer rate is negotiated.




Figure 45 - Fast-20 SE timing measurement points

## 9.3.3 LVD data transfer rates

When transferring data using ST DATA phases LVD SCSI devices shall use the measurement points defined in figure 46 for the measurement of the timing values. When transferring data using DT DATA phases LVD SCSI devices shall use the measurement points defined in figure 47 for the measurement of the timing values. The rise and fall times for the LVD REQ/ACK signals shall be nominally the same as for the LVD DATA, P\_CRCA, and DB(P1) signals.




Figure 46 - LVD timing measurement points for ST data transfers




Figure 47 - LVD timing measurement points for DT data transfers

Figure 46 and figure 47 illustrate that receivers may require a larger LVD signal to overcome a strongly asserted or negated state than required for a weakly asserted or negated state. Receivers require at least 115 mV over the 60 mV A.C. threshold or 175 mV to guarantee detection with the proper receiver switching time. The same relationship applies for the maximum negated level V<sub>N</sub>. Conditions exist with longer loaded SCSI busses and irregular REQ and ACK pulse widths where long assertions or negations produce a much larger signal than short assertions or negations. This sets up an environment where the short REQ or ACK pulses may not have adequate timing margin unless the definitions in figure 46 are used in the measurement of timing parameters.

Measurement of driver timing parameters shall be performed using the circuit and test conditions defined in A.2.5 applied to the device connector. Receiver timing parameters are defined by the waveforms existing at the connector of the receiving SCSI device. The receiver timing parameters include the effects of data pattern. The receiver data pattern is therefore not defined.

# 9.4 Setup and hold timings

#### 9.4.1 ST data transfer calculations

Figure 48 shows how the setup and hold times are calculated for various physical configurations on SCSI

#### T10/1302D revision 7

- devices that support SE data transfers. The minimum set up and hold timings specified in figure 48 shall be used. Note that these values are different for the driver and the receiver but that the receiver sensitivity provides the threshold points for both. This is required because both extreme cases of attenuation need to be covered:
  - a) receivers connected to drivers with very short interconnect, and
  - b) receivers connected to drivers through worst case interconnect.

Fast-20 setup and hold times shall apply even if a slower transfer rate is negotiated.

Fast-40 ST data transfer setup and hold times shall apply when a transfer rate of greater than 20 megatransfers/second and up to 40 megatransfers/second is negotiated.




Figure 48 - System setup and hold timings for ST data transfers (all times in ns)

## 9.4.2 DT data transfer calculations

Figure 49 shows how the setup and hold times are calculated for various physical configurations on SCSI devices that support DT data transfers. The minimum set up and hold timings specified in figure 49 shall be used. Note that these values are different for the driver and the receiver but that the receiver sensitivity provides the threshold points for both. This is required because both extreme cases of attenuation need to be covered:

- a) receivers connected to drivers with very short interconnect, and
- b) receivers connected to drivers through worst case interconnect.

Fast-80 DT data transfer setup and hold times shall apply when a transfer rate of greater than 40 magetransfer/second and up to 80 megatransfer/second is negotiated.




Figure 49 - System setup and hold timings for DT data transfers (all times in ns)

Editors Note 5 - GOP: Moved hot plug to normative annex

# 10 SCSI bus phases

The SCSI architecture includes eight distinct phases:

- a) BUS FREE phase,
- b) ARBITRATION phase,
- c) SELECTION phase,
- d) RESELECTION phase,
- e) COMMAND phase,
- f) DATA phase,
- g) STATUS phase, and
- h) MESSAGE phase.

The COMMAND phase, DATA phase, STATUS phase, and MESSAGE phase are collectively termed the information transfer phases.

The SCSI bus phases are defined such that the SCSI bus is never in more than one phase at any given time. In the following descriptions, signals that are not mentioned shall not be asserted.

# 10.1 BUS FREE phase

The BUS FREE phase indicates that there is no current task and that the SCSI bus is available for a physical connection or physical reconnection.

SCSI devices shall detect the BUS FREE phase after the SEL and BSY signals are both false for at least a bus settle delay.

SCSI devices shall release all SCSI bus signals within a bus clear delay after the BSY and SEL signals become continuously false for a bus settle delay. If a SCSI device requires more than a bus settle delay to detect the BUS FREE phase then it shall release all SCSI bus signals within a bus clear delay minus the excess time to detect the BUS FREE phase. The total time to clear the SCSI bus shall not exceed a bus settle delay plus a bus clear delay.

During normal operation the BUS FREE phase is entered when a target releases the BSY signal.

# 10.1.1 Unexpected and expected bus free

An unexpected bus free occurs when an initiator detects a BUS FREE phase that is not expected. Initiators shall expect a BUS FREE phase to occur after one of the following occurs:

- a) after a hard reset is detected;
- b) after an ABORT TASK message is successfully received by a target;
- c) after an ABORT TASK SET message is successfully received by a target;
- d) after a CLEAR TASK SET message is successfully received by a target;
- e) after a LOGICAL UNIT RESET message is successfully received by a target;
- f) after a TARGET RESET message is successfully received by a target;
- g) after a DISCONNECT message is successfully transmitted from a target;
- h) after a TASK COMPLETE message is successfully transmitted from a target;
- i) after the release of the SEL signal after a SELECTION or RESELECTION phase time-out;
- j) after a transceiver mode change:
- k) after a PPR negotiation in response to a selection using attention condition when information unit transfers are enabled: or
- I) after a PPR negotiation causes information unit transfers to be enabled or disabled.

Initiators may expect a bus free to occur after one of the following:

- a) after the last SPI command information unit is successfully received by a target;
- b) after a SPI data information unit is successfully received by or transmitted from a target;
- c) after a SPI status information unit is successfully transmitted from a target;
- d) after a SPI L\_Q information unit if the SPI L\_Q information unit data length field is zero; or
- e) during a QAS phase.

The target uses an unexpected bus free to inform the initiator of a protocol error. The target may switch to a BUS FREE phase at any time, except during an ARBITRATION phase, independent of any attention condition.

The target shall terminate the task that was the current task before the BUS FREE phase by clearing all data and status for that task. The target may optionally prepare sense data that may be retrieved by a REQUEST SENSE command. However, an unexpected bus free shall not create an exception condition.

The initiator shall terminate the task that was the current task before the BUS FREE phase occurred and shall manage this condition as an exception condition.

# 10.2 Arbitration

Arbitration allows one SCSI device to gain control of the SCSI bus to allow that SCSI device to initiate or resume a task.

There are two methods that a SCSI device may use to arbitrate for the SCSI bus; normal arbitration and QAS. Normal arbitration is mandatory and requires the detection of a BUS FREE phase on the SCSI bus before starting. QAS is optional and, when enabled, requires the detection of a QAS REQUEST message (see 16.2.10) before starting.

## **10.2.1 NORMAL ARBITRATION phase**

The procedure for a SCSI device to obtain control of the SCSI bus is as follows:

- a) The SCSI device shall first wait for the BUS FREE phase to occur. The BUS FREE phase is detected whenever both the BSY and SEL signals are simultaneously and continuously false for a minimum of a bus settle delay.
- NOTE 21 This bus settle delay is necessary because a transmission line phenomenon known as a wired-OR glitch may cause the BSY signal to briefly appear false, even though it is being driven true.
- b) The SCSI device shall wait a minimum of a bus free delay after detection of the BUS FREE phase (i.e. after the BSY and SEL signals are both false for a bus settle delay) before driving any signal. c) Following the bus free delay in step (b), the SCSI device may arbitrate for the SCSI bus by asserting both the BSY signal and its own SCSI ID, however the SCSI device shall not arbitrate (i.e. assert the BSY signal and its SCSI ID) if more than a bus set delay has passed since the BUS FREE phase was last observed.
- NOTE 22 There is no maximum delay before asserting the BSY signal and the SCSI ID following the bus free delay in step (b) as long as the bus remains in the BUS FREE phase. However, SCSI devices that delay longer than a bus settle delay plus a bus set delay from the time when the BSY and SEL signals first become false may fail to participate in arbitration when competing with faster SCSI devices.
- d) After waiting at least an arbitration delay (measured from its assertion of the BSY signal) the SCSI device shall examine the DATA BUS.
  - A) If no higher priority SCSI ID bit is true on the DATA BUS, then the SCSI device has won the arbitration and it shall assert the SEL signal.
  - B) If a higher priority SCSI ID bit is true on the DATA BUS (see table 27 for the SCSI ID arbitration priorities), then the SCSI device has lost the arbitration and the SCSI device shall release the BSY signal and the SCSI ID after the SEL signal becomes true and within a bus clear delay after the

SEL becomes true. Any losing SCSI devices may return to step (a).

# Editors Note 6 - GOP: Look into adding fairness into this area. Compare and match with the other arbitration section.

NOTE 23 - Step (d) above requires any device that begins NORMAL ARBITRATION phase to complete the NORMAL ARBITRATION phase to the point of SEL being asserted if it begins the NORMAL ARBITRATION phase as stated in step (c). This precludes the possibility of the bus being hung.

e) The SCSI device that wins arbitration shall wait at least a bus clear delay plus a bus settle delay after asserting the SEL signal before changing any signals.

The SCSI ID bit is a single bit on the DATA BUS that corresponds to the SCSI device's unique SCSI address. All other DATA BUS bits shall be released by the SCSI device. During the NORMAL ARBITRATION phase, DB(P\_CRCA), and DB(P1) (if present) may be released or asserted, but shall not be actively driven false.

# 10.2.2 QAS protocol

QAS allows a target that has information unit transfers enabled and QAS enabled that is currently connected to an initiator that has information unit transfers enabled and QAS enabled to transfer control of the bus to another SCSI device that has information unit transfers enabled and QAS enabled without an intervening BUS FREE phase. SCSI devices that support QAS shall report that capability in the INQUIRY command.

An initiator that supports QAS shall negotiate the use of the QAS phase with each target that has indicated support of QAS any time the data transfer agreement is in an indeterminate state, using the PPR message, in order to enable QAS. SCSI devices that support QAS shall implement the fairness algorithm (see Annex B) during all QAS and normal arbitrations. SCSI devices shall negotiate the use of QAS with a particular SCSI device before using QAS to select or reselect that SCSI device. Also, targets shall have negotiated the use of QAS with a particular initiator before using QAS REQUEST message to do a physical disconnect from that initiator, and initiators shall have negotiated the use of QAS with a particular target before accepting a QAS REQUEST message from that target. If an initiator receives a QAS REQUEST message from a target that has not negotiated the use of QAS, then the initiator shall create an attention condition for the QAS REQUEST message, and shall report MESSAGE REJECT on the following MESSAGE OUT phase.

In an environment where some SCSI devices have QAS enabled and other SCSI devices do not, it is possible for the SCSI devices that have QAS enabled to prevent SCSI devices that do not have QAS enabled from arbitrating for the bus. This occurs when SCSI devices that have QAS enabled never go to a BUS FREE phase.

To prevent this from occurring targets with QAS enabled, when doing a physical disconnect following an initial connection, should do a physical disconnect using a BUS FREE phase if their fairness register is empty.

If a target has QAS enabled and the fairness register is not empty or if the connection is not the initial connection (i.e., a physical reconnection) the target should use QAS to arbitrate for the bus.

In a mixed environment SCSI devices that do not have QAS enabled should disable their fairness algorithm, and those SCSI devices should be assigned a higher priority SCSI ID than SCSI devices with QAS enabled.

## 10.2.2.1 QAS phase

The procedure for a target to indicate it wants to release the bus is as follows:

- a) The target shall change to a MESSAGE IN phase and issue a single QAS REQUEST (55h) message. The target shall assert REQ for a minimum of 16 ns for each byte of the message(s). The current initiator shall assert the ACK signal for a minimum of 16 ns in responding to each byte of the message(s). The target shall hold each of the message byte(s) for a minimum of 33 ns after detection of the ACK signal being asserted.
- NOTE 24 The timing requirements are required to ensure that all the SCSI devices that have QAS enabled see the message bytes.
- b) After the initiator negates the ACK signal for the QAS REQUEST message and if the initiator does not create an attention condition then the initiator shall release all SCSI signals within two system deskew delays after detecting MSG, C/D, and I/O signals false.
- c) After detection of the last ACK signal being false and if there is no attention condition, the target shall release all SCSI signals except the BSY, MSG, C/D, and I/O signals and the target shall negate the MSG, C/D, and I/O signals within two system deskew delays.
- d) If the target detects the SEL signal being true, the target shall release the BSY, MSG, C/D, and I/O signals within one QAS release delay.
- e) After waiting at least a QAS arbitration delay from releasing the SCSI signals in step (c), if there are no SCSI ID bits true the target shall transition to the BUS FREE phase.
- f) After waiting at least a QAS arbitration delay from releasing of the SCSI signals in step (c), if there are any SCSI ID bits asserted the target shall wait at least a second QAS arbitration delay, if the SEL signal is not asserted by the end of the second QAS arbitration delay the target shall transition to the BUS FREE phase.

The procedure for a SCSI device to obtain control of the SCSI bus is as follows:

- a) The SCSI device shall first wait for MESSAGE IN phase to occur with a single QAS REQUEST (55h) message. When the SCSI device detects the ACK signal being false for the QAS REQUEST message and the attention condition is cleared it shall begin the QAS phase if allowed under the fairness algorithm.
- b) The SCSI device shall wait a minimum of a two deskew delays after detection of the MSG, C/D, and I/O signals being false before driving any signal.
- c) Following the delay in step (b), the SCSI device may arbitrate for the SCSI bus by asserting its own SCSI ID within a QAS assertion delay from detection of the MSG, C/D, and I/O signals being false.
- d) After waiting at least a QAS arbitration delay (measured from the detection of the MSG, C/D, and I/O signals being negated) the SCSI device shall examine the DATA BUS.
  - A) If no higher priority SCSI ID bit is true on the DATA BUS and the fairness algorithm allowed the SCSI device to participate, then the SCSI device has won the arbitration and it shall assert the SEL signal.
  - B) If a higher priority SCSI ID bit is true on the DATA BUS (see table 27 for the SCSI ID arbitration priorities) or the fairness algorithm prevented the SCSI device from participating in QAS arbitration, then the SCSI device has lost the arbitration.
  - C) Any SCSI device other than the winner has lost the arbitration and shall release its SCSI ID bit after two deskew delays and within one QAS release delay after detection of the SEL signal being asserted. A SCSI device that loses arbitration may return to step (a).
- e) The SCSI device that wins arbitration shall wait at least a QAS arbitration delay after asserting the SEL signal before changing any signals.

The SCSI ID bit is a single bit on the DATA BUS that corresponds to the SCSI device's unique SCSI address. All other DATA BUS bits shall be released by the SCSI device. The DB(P\_CRCA) and DB(P1) are not valid during the QAS phase. During the QAS phase, DB(P\_CRCA), and DB(P1) may be released or asserted, but shall not be actively driven false.

# 10.3 SELECTION phase

The SELECTION phase allows an initiator to select a target for the purpose of initiating some target function (e.g., READ or WRITE command). During the SELECTION phase the I/O signal is negated to distinguish this phase from the RESELECTION phase.

#### 10.3.1 Selection

The SCSI device that won a normal arbitration has both the BSY and SEL signals asserted and has delayed at least a bus clear delay plus a bus settle delay before ending the NORMAL ARBITRATION phase.

The SCSI device that won QAS has the SEL signal asserted and has delayed at least a QAS arbitration delay before ending the QAS phase.

The SCSI device that won the arbitration becomes an initiator by not asserting the I/O signal.

## 10.3.1.1 Selection using attention condition

## 10.3.1.1.1 Information unit transfers disabled

The initiator shall set the DATA BUS to a value that is the OR of its SCSI ID bit, the target's SCSI ID bit, and the appropriate parity bit(s) (i.e., DB(P\_CRCA), and/or DB(P1)). If information unit transfers are disabled the initiator shall create an attention condition (indicating that a MESSAGE OUT phase is to follow the SELECTION phase).

If the arbitration was a normal arbitration then the initiator shall wait at least two system deskew delays and release the BSY signal. The initiator shall then wait at least a bus settle delay before looking for an assertion of the BSY signal from the target.

If QAS was used for arbitration then the initiator shall wait at least a bus settle delay before looking for an assertion of the BSY signal from the target.

The target shall determine that it is selected when the SEL signal and its SCSI ID bit are true and the BSY and I/O signals are false for at least a bus settle delay. The selected target may examine the DATA BUS in order to determine the SCSI ID of the selecting initiator. The selected target shall then assert the BSY signal within a selection abort time of its most recent detection of being selected; this is required for correct operation of the selection time-out procedure.

The target shall not respond to a selection if bad parity is detected (see 11.1). Also, if more or less than two SCSI ID bits are on the DATA BUS, the target shall not respond to selection.

No less than two system deskew delays after the initiator detects the BSY signal is true, it shall release the SEL signal and may change the DATA BUS. The target shall wait until the SEL signal is false before asserting the REQ signal to enter an information transfer phase.

If information unit transfers are disabled for the connecting initiator the target shall follow the phase sequences defined in clause 13.1.

## 10.3.1.1.2 Information unit transfers enabled

If information unit transfers are enabled for the connecting initiator the target shall proceed to a MESSAGE OUT phase. On detecting the MESSAGE OUT phase the initiator shall begin a PPR negotiation (see 16.2.9). On completion of the PPR negotiation the target shall proceed to a BUS FREE phase. If the first message received by the target during the MESSAGE OUT phase is not a PPR message the target shall change to a MESSAGE IN phase and issue a MESSAGE REJECT message followed by a PPR message.

# 10.3.1.1.3 Selection using attention condition time-out procedure

Two optional selection time-out procedures are specified for clearing the SCSI bus if the initiator waits a minimum of a selection time-out delay and there has been no BSY signal response from the target:

- a) Optionally, the initiator shall assert the RST signal (see 12.2);
- b) Optionally, the initiator shall continue asserting the SEL and ATN signals and shall release DATA BUS, DB(P\_CRCA), and/or DB(P1). If the initiator has not detected the BSY signal to be true after at least a selection abort time plus two system deskew delays, the initiator shall release the SEL and ATN signals allowing the SCSI bus to go to the BUS FREE phase. SCSI devices shall ensure that when responding to selection that the selection was still valid within a selection abort time of their assertion of the BSY signal. Failure to comply with this requirement could result in an improper selection (two targets connected to the same initiator, wrong target connected to an initiator, or a target connected to no initiator).

# 10.3.1.2 Selection without using attention condition

The initiator shall set the DATA BUS to a value that is the OR of its SCSI ID bit, the target's SCSI ID bit, and the appropriate parity bit(s) (i.e., DB(P\_CRCA), and/or DB(P1)) and it shall clear the attention condition (indicating that a INFORMATION UNIT OUT phase is to follow the SELECTION phase).

If the arbitration was a normal arbitration then the initiator shall wait at least two system deskew delays and release the BSY signal. The initiator shall then wait at least a bus settle delay before looking for an assertion of the BSY signal from the target.

If QAS was used for arbitration then the initiator shall wait at least a bus settle delay before looking for an assertion of the BSY signal from the target.

The target shall determine that it is selected when the SEL signal and its SCSI ID bit are true and the BSY and I/O signals are false for at least a bus settle delay. The selected target may examine the DATA BUS in order to determine the SCSI ID of the selecting initiator. The selected target shall then assert the BSY signal within a selection abort time of its most recent detection of being selected; this is required for correct operation of the selection time-out procedure.

The target shall not respond to a selection if bad parity is detected (see 11.1). Also, if more or less than two SCSI ID bits are on the DATA BUS, the target shall not respond to selection.

No less than two system deskew delays after the initiator detects the BSY signal is true, it shall release the SEL signal and may change the DATA BUS. The target shall wait until the SEL signal is false before asserting the REQ signal to enter an information transfer phase.

If information unit transfers are enabled for the connecting initiator the target shall follow the phase sequences defined in clause 13.3.

If information unit transfers are disabled for the connecting initiator the target shall follow the phase sequences defined in clause 13.2.

If an initiator, when selecting without using an attention condition, detects an unexpected COMMAND phase it should invalidate all prior negotiations with the selected target. In this case, the initiator shall create an attention condition and on the corresponding MESSAGE OUT phase and shall issue an ABORT TASK message. On the next selection of the target that received the ABORT TASK message the initiator should do a selection using the attention condition and negotiate to enable information unit transfers.

# 10.3.1.2.1 Selection without using attention condition time-out procedure

Two optional selection time-out procedures are specified for clearing the SCSI bus if the initiator waits a minimum of a selection time-out delay and there has been no BSY signal response from the target:

- a) Optionally, the initiator shall assert the RST signal (see 12.2);
- b) Optionally, the initiator shall continue asserting the SEL signal and shall release the DATA BUS, DB(P\_CRCA), and/or DB(P1). If the initiator has not detected the BSY signal to be true after at least a selection abort time plus two system deskew delays, the initiator shall release the SEL signal allowing the SCSI bus to go to the BUS FREE phase. SCSI devices shall ensure that when responding to selection that the selection was still valid within a selection abort time of their assertion of the BSY signal. Failure to comply with this requirement could result in an improper selection (two targets connected to the same initiator, wrong target connected to an initiator, or a target connected to no initiator).

# 10.4 RESELECTION phase

RESELECTION is a phase that allows a target to physically reconnect to an initiator for the purpose of continuing some operation that was previously started by the initiator but was suspended by the target, (i.e., the target physically disconnected by allowing a BUS FREE phase to occur or issued a QAS REQUEST message before the operation was complete).

# 10.4.1 Physical reconnection

The SCSI device that won a normal arbitration has both the BSY and SEL signals asserted and has delayed at least a bus clear delay plus a bus settle delay before ending the NORMAL ARBITRATION phase.

The SCSI device that won a QAS has the SEL signal asserted and has delayed at least a QAS arbitration delay before ending the QAS phase.

The winning SCSI device becomes a target by asserting the I/O signal.

The winning SCSI device shall also set the DATA BUS to a value that is the logical OR of its SCSI ID bit and the initiator's SCSI ID bit and the appropriate parity bit(s) (i.e., DB(P\_CRCA), and/or DB(P1)).

If the arbitration was a normal arbitration then target shall wait at least two system deskew delays and release the BSY signal. The target shall then wait at least a bus settle delay before looking for an assertion of the BSY signal by the initiator.

If QAS was used for arbitration then the target shall wait at least a bus settle delay before looking for an assertion of the BSY signal from the initiator.

The initiator shall determine that it is physically reconnected when the SEL and I/O signals and its SCSI ID bit are true and the BSY signal is false for at least a bus settle delay. The physical reconnected initiator may examine the DATA BUS in order to determine the SCSI ID of the physically reconnected target. The physical reconnected initiator shall then assert the BSY signal within a selection abort time of its most recent detection of being basically reconnected; this is required for correct operation of the time-out procedure.

The initiator shall not respond to a physical reconnection if bad parity is detected (see 11.1). Also, if more than or less two SCSI ID bits are on the DATA BUS, the initiator shall not respond to a physical reconnection.

After the target detects the assertion of the BSY signal, it shall also assert the BSY signal and wait at least two system deskew delays and then release the SEL signal. The target may then change the I/O signal and the DATA BUS. After the physically reconnected initiator detects the SEL signal is false, it shall release the BSY signal. The target shall continue asserting the BSY signal until it relinquishes the SCSI bus.

NOTE 25 - When the target is asserting the BSY signal, a transmission line phenomenon known as a wired-OR glitch may cause the BSY signal to appear false for up to a round-trip propagation delay

following the release of the BSY signal by the initiator. This is the reason why the BUS FREE phase is recognized only after both the BSY and SEL signals are continuously false for a minimum of a bus settle delay. For more information on glitches see 7.2.3 and 7.3.4.1.

# 10.4.1.1 Physical reconnection time-out procedure

Two optional physical reconnection time-out procedures are specified for clearing the SCSI bus during a RESELECTION phase if the target waits a minimum of a selection time-out delay and there has been no BSY signal response from the initiator:

- a) Optionally, the target shall assert the RST signal (see 12.2);
- b) Optionally, the target shall continue asserting the SEL and I/O signals and shall release all DATA BUS signals. If the target has not detected the BSY signal to be true after at least a selection abort time plus two system deskew delays, the target shall release the SEL and I/O signals allowing the SCSI bus to go to the BUS FREE phase. SCSI devices shall ensure that the physical reconnection was still valid within a selection abort time of their assertion of the BSY signal. Failure to comply with this requirement could result in an improper physical reconnection (two initiators connected to the same target or the wrong initiator connected to a target).

# 10.5 Information transfer phases

The COMMAND, DATA, STATUS, and MESSAGE phases are all grouped together as the information transfer phases because they are all used to transfer data or control information via the DATA BUS. The actual content of the information is beyond the scope of this section.

The C/D, I/O, and MSG signals are used to distinguish between the different information transfer phases (see table 32). The target drives these three signals and therefore controls all changes from one phase to another. The initiator requests a MESSAGE OUT phase creating an attention condition. The target causes the BUS FREE phase by releasing the MSG, C/D, I/O, and BSY signals.

The information transfer phases use one or more REQ/ACK handshakes to control the information transfer. Each REQ/ACK handshake allows the transfer of 8- or 16-bits of information depending on the negotiated data transfer width (see 16.2.15). During the information transfer phases the BSY signal shall remain true and the SEL signal shall remain false. Additionally, during the information transfer phases, the target shall continuously envelope the REQ/ACK handshake(s) with the C/D, I/O, and MSG signals in such a manner that these control signals are valid for a bus settle delay before the assertion of the REQ signal of the first handshake and remain valid until after the negation of the ACK signal at the end of the handshake of the last transfer of the phase.

The target shall not transition into an information transfer phase unless the REQ/ACK signals are negated. The target shall not transition from an information transfer phase into another information transfer phase unless the REQ/ACK signals are negated.

NOTE 26 - After the negation of the ACK signal of the last transfer of the phase, the target may prepare for a new phase by asserting or negating the C/D, I/O, and MSG signals. These signals may be changed together or individually. They may be changed in any order and may be changed more than once. It is desirable that each line change only once. A new phase does not begin until the REQ signal is asserted for the first byte of the new phase.

NOTE 27 - A phase is defined as ending when the C/D, I/O, or MSG signals change after the negation of the ACK signal. The time between the end of a phase and the assertion of the REQ signal beginning a new phase is undefined.

Table 32 - Information transfer phases

Signal							
C/D	MSG	I/O	Phase	Direction of transfer	Comment		
0	0	0	ST DATA OUT	Initiator to target			
0	0	1	ST DATA IN	Initiator from target	ST DATA phase		
0	1	0	DT DATA OUT	Initiator to target	DATA phase		
0	1	1	DT DATA IN	Initiator from target	DT DATA phase		
1	0	0	COMMAND	Initiator to target			
1	0	1	STATUS	Initiator from target			
1	1	0	MESSAGE OUT		MESSAGE phase		
1	1	1	MESSAGE IN	Initiator from target			
Key: 0 = False; 1 = True							

## 10.5.1 Asynchronous information transfer

The target shall control the direction of information transfer by means of the I/O signal. When the I/O signal is true, information shall be transferred from the target to the initiator. When the I/O signal is false, information shall be transferred from the initiator to the target.

If the I/O signal is true (transfer to the initiator), the target shall first drive the DB(7-0,P\_CRCA) or DB(15-0,P\_CRCA,P1) signals to their desired values, delay at least one system deskew delay plus a cable skew, then assert the REQ signal. The DB(7-0,P\_CRCA) or DB(15-0,P\_CRCA,P1) signals shall remain valid until the ACK signal is true at the target. The initiator shall read the DB(7-0,P\_CRCA) or DB(15-0,P\_CRCA,P1) signals after the REQ signal is true, then indicate its acceptance of the data by asserting the ACK signal. When the ACK signal becomes true at the target, the target may change or release the DB(7-0,P\_CRCA) or DB(15-0,P\_CRCA,P1) signals and shall negate the REQ signal. After the REQ signal is false the initiator shall then negate the ACK signal. After the ACK signal is false the target may continue the transfer by driving the DB(7-0,P\_CRCA) or DB(15-0,P\_CRCA,P1) signals and asserting the REQ signal, as described above.

If the I/O signal is false (transfer to the target) the target shall request information by asserting the REQ signal. The initiator shall drive the DB(7-0,P\_CRCA) or DB(15-0,P\_CRCA,P1) signals to their desired values, delay at least one system deskew delay plus a cable skew and assert the ACK signal. The initiator shall continue to drive the DB(7-0,P\_CRCA) or DB(15-0,P\_CRCA,P1) signals until the REQ signal is false. When the ACK signal becomes true at the target, the target shall read the DB(7-0,P\_CRCA) or DB(15-0,P\_CRCA,P1) signals then negate the REQ signal. When the REQ signal becomes false at the initiator, the initiator may change or release the DB(7-0,P\_CRCA) or DB(15-0,P\_CRCA,P1) signals and shall negate the ACK signal. After the ACK signal is false the target may continue the transfer by asserting the REQ signal, as described above.

## 10.5.2 Synchronous data transfer

Synchronous data transfer is optional and is only used in DATA phases. It shall be used in a DATA phase if a synchronous data transfer agreement has been established (see 16.2.13 or 16.2.9). The agreement specifies the REQ/ACK offset and the minimum transfer period.

When synchronous data transfers are being used data may be transferred using ST data transfers or, optionally, DT data transfers. DT data transfers shall only be used on 16 bit wide buses that transmit and receive data using LVD transceivers.

Implementors shall not use the following subclauses for timing requirements. For timing requirements see 9.2.

# 10.5.2.1 ST synchronous data transfer

When a ST data transfer agreement has been established the target shall only use the ST DATA IN phase and ST DATA OUT phase for data transfers.

The REQ/ACK offset specifies the maximum number of REQ assertions that shall be sent by the target in advance of the number of ACK assertions received from the initiator, establishing a pacing mechanism. If the number of REQ assertions exceeds the number of ACK assertions by the REQ/ACK offset, the target shall not assert the REQ signal until after the next ACK assertion is received. For successful completion of the ST DATA phase the number of ACK and REQ assertions shall be equal.

For the timing requirements of the negotiated transfer period see 9.2.

If the I/O signal is true (transfer to the initiator), the target shall first drive the DB(7-0,P\_CRCA) or DB(15-0,P\_CRCA,P1) signals to their desired values, wait at least a transmit setup time, then assert the REQ signal. The DB(7-0,P\_CRCA) or DB(15-0,P\_CRCA,P1) signals shall be held valid for a minimum of a transmit hold time after the assertion of the REQ signal. The target shall assert the REQ signal for a minimum of a transmit assertion period. The target may then negate the REQ signal and change or release the DB(7-0,P\_CRCA) or DB(15-0,P\_CRCA,P1) signals. The initiator shall read the value on the DB(7-0,P\_CRCA) or DB(15-0,P\_CRCA,P1) signals within a receive hold time of the transition of the REQ signal to true. The initiator shall then respond with an ACK assertion.

If the I/O signal is false (transfer to the target), the initiator, after detecting a REQ assertion, shall first drive the DB(7-0,P\_CRCA) or DB(15-0,P\_CRCA,P1) signals to their desired values, delay at least a transmit setup time, then assert the ACK signal. The initiator shall hold the DB(7-0,P\_CRCA) or DB(15-0,P\_CRCA,P1) signals valid for at least a transmit hold time after the assertion of the ACK signal. The initiator shall assert the ACK signal for a minimum of a transmit assertion period. The initiator may then negate the ACK signal and may change or release the DB(7-0,P\_CRCA) or DB(15-0,P\_CRCA,P1) signals. The target shall read the value of the DB(7-0,P\_CRCA) or DB(15-0,P\_CRCA,P1) signals within a receive hold time of the transition of the ACK signal to true.

#### 10.5.2.2 DT synchronous data transfer

When a DT data transfer agreement has been established the target shall only use the DT DATA IN phase and DT DATA OUT phase for data transfers.

During DT data transfers data shall be clocked on both the assertion and negation of the REQ and ACK signal lines. References to REQ/ACK transitions in this subclause refer to either an assertion or a negation of the REQ or ACK signal.

The REQ/ACK offset specifies the maximum number of REQ transitions that shall be sent by the target in advance of the number of ACK transitions received from the initiator, establishing a pacing mechanism. If the number of REQ transitions exceeds the number of ACK transitions by the REQ/ACK offset, the target shall not transition the REQ signal until after the next ACK transition is received. For successful completion

of the DT DATA phase the number of ACK and REQ transitions shall be equal and both REQ and ACK shall be negated.

For the timing requirements of the negotiated transfer period see 9.2.

#### 10.5.2.2.1 Information unit transfer

When information unit transfers are enabled:

- a) Information units shall be transferred on the DT DATA OUT phase and the DT DATA IN phase, and
- b) the information units' embedded iuCRC shall be used to detect information unit data errors.

If the I/O signal is true (transfer to the initiator), to transfer SPI information units the target:

- 1) Shall drive the DB(15-0) signals to their desired values;
- 2) shall wait at least a transmit setup time from DB(15-0) being driven with valid data;
- 3) shall transition the REQ signal;
- 4) shall hold the DB(15-0) signals valid for a minimum of a transmit hold time;
- 5) may change or release the DB(15-0) signals; and
- 6) shall not change the REQ signal for a minimum of a transmit assertion period.

If the I/O signal is true (transfer to the initiator), to receive SPI information units the initiator shall:

- 1) Read the value on the DB(15-0) signals within a receive hold time of the transition of the REQ signal; and
- 2) respond with an ACK transition.

If the I/O signal is false (transfer to the target), to transfer SPI information units the initiator:

- 1) Shall after detecting a REQ transition;
- 2) shall drive the DB(15-0) signals to their desired values;
- 3) shall delay at least a transmit setup time;
- 4) shall transition the ACK signal;
- 5) shall hold the DB(15-0) signals valid for at least a transmit hold time;
- 6) shall not change the ACK signal for a minimum of a transmit assertion period; and
- 7) may then change or release the DB(15-0) signals.

If the I/O signal is false (transfer to the target), to receive SPI information units the target:

- 1) Shall read the value of the DB(15-0) signals within a receive hold time of the transition of the ACK;
- 2) shall not transition the REQ signal for the current SPI information unit until the initiator has responded with all ACK transitions for the previous SPI information unit.

As a result of a SPI information unit always being an even number of transfers, the REQ and ACK signals are negated both before and after the transmission of the SPI information unit.

#### 10.5.2.2.1.1 DT DATA IN phase information unit transfer exception condition handling

The initiator shall not negate the ACK for the last byte of the iuCRC of any information unit until the iuCRC has been verified to be correct.

If the initiator detects a iuCRC error in any information unit it receives while in the DT DATA IN phase the initiator shall create an attention condition on or before the last iuCRC is transferred. When the target switches to a MESSAGE OUT phase the initiator shall send an INITIATOR DETECTED ERROR message (see 16.2.4) to the target. This message notifies the target that data in the information unit was invalid.

If the target does not retry transferring the information unit or it exhausts its retry limit it shall send a SPI

L\_Q/Status information unit pair to the initiator with a CHECK CONDITION status and a sense key set to ABORTED COMMAND and an additional sense code set to INITIATOR DETECTED ERROR MESSAGE RECEIVED for the task associated with the received INITIATOR DETECTED ERROR message.

# 10.5.2.2.1.2 DT DATA OUT phase information unit transfer exception condition handling

The target shall only respond to a iuCRC error after all the data in an information unit has been received.

If the nexus has been fully identified (i.e., an I\_T\_L\_Q nexus has been established) and the target detects an iuCRC error in any SPI information unit it receives while in the DT DATA OUT phase and the target does not retry the DT DATA OUT phase or it exhausts its retry limit the target shall send a SPI L\_Q/SPI status information unit pair to the initiator with a CHECK CONDITION status and a sense key set to ABORTED COMMAND and the additional sense code set to SCSI PARITY ERROR for the task associated with the iuCRC error.

If the target detects an iuCRC error on an iuCRC interval that is not at the end of a SPI information unit the target shall not respond to the error until all the bytes of the SPI information unit in which error occurred have been transferred, however the target need not hold the transmitted information.

If the target is receiving a SPI L\_Q information unit and the target detects a iuCRC error (i.e., the nexus identification fails) the target shall cause an unexpected bus free by generating a BUS FREE phase (see 10.1.1).

# 10.5.2.2.2 Data Group data field transfer

ı

If the I/O signal is true (transfer to the initiator), to transfer the data field the target:

- 1) Shall drive the DB(15-0) signals to their desired values and shall negate the P\_CRCA signal;
- 2) shall wait at least the longer of a pCRC transmit setup time from the negation of P\_CRCA or a transmit setup time from DB(15-0) being driven with valid data;
- 3) shall transition the REQ signal;
- 4) shall hold the DB(15-0) signals valid for a minimum of a transmit hold time and shall hold the
- P CRCA signal for a minimum of a pCRC transmit hold time;
- 5) may change or release the DB(15-0) and P\_CRCA signals; and
- 6) shall not change the REQ signal for a minimum of a transmit assertion period.

If the I/O signal is true (transfer to the initiator), to receive the data field the initiator shall:

- 1) Read the value on the DB(15-0) and P\_CRCA signals within a receive hold time of the transition of the REQ signal; and
- 2) respond with an ACK transition.

If the I/O signal is false (transfer to the target), to transfer the data field the initiator:

- 1) Shall after detecting a REQ transition with P\_CRCA negated;
- 2) shall drive the DB(15-0) signals to their desired values;
- 3) shall delay at least a transmit setup time;
- 4) shall transition the ACK signal;
- 5) shall hold the DB(15-0) signals valid for at least a transmit hold time;
- 6) shall not change the ACK signal for a minimum of a transmit assertion period; and
- 7) may then change or release the DB(15-0) signals.

If the I/O signal is false (transfer to the target), to receive the data field the target:

- 1) Shall read the value of the DB(15-0) signals within a receive hold time of the transition of the ACK.
- 2) shall not transition the REQ signal when the P\_CRCA signal is asserted for the current data group until the initiator has responded with all ACK transitions for the previous data groups.

NOTE 28 - The (2) requirement above ensures the initiator is not required to maintain more than one simultaneous pCRC calculation in different data groups.

## 10.5.2.2.2.1 Data Group Pad field and pCRC field transfer to initiator

The target determines a pad field is required if the I/O signal is true (transfer to the initiator), the target has completed the data field transfer of the current data group, and REQ signal is asserted. In this case the target shall:

- 1) Wait at least one pCRC transmit hold time since the last REQ assertion;
- 2) assert the P\_CRCA signal and drive the DB(15-0) signals to their desired pad values;
- 3) wait at least one pCRC transmit setup time;
- 4) wait until the initiator has responded with all ACK transitions for the previous data group;
- 5) negate the REQ signal;
- 6) hold the DB(15-0) signals valid for a minimum of one transmit hold time and hold the REQ signal negated for a minimum of a transmit assertion period;
- 7) drive the DB(15-0) signals to their desired pCRC values;
- 8) wait at least one transmit setup time:
- 9) assert the REQ signal;
- 10) hold the DB(15-0) signals for a minimum of one transmit hold time and hold the REQ signal asserted for a minimum of a transmit assertion period;
- 11) drive the DB(15-0) signals to their desired pCRC values;
- 12) wait at least one transmit setup time;
- 13) negate the REQ signal; and
- 14) hold the DB(15-0) signals for a minimum of one transmit hold time and hold the P\_CRCA signal asserted for at least a pCRC transmit hold time.

If the target determines no pad field is required (i.e., the REQ signal is negated) the target shall:

- 1) Wait at least one pCRC transmit hold time since the last REQ negation;
- 2) assert the P\_CRCA signal and drive the DB(15-0) signals to their desired pCRC values;
- 3) wait at least one pCRC transmit setup time;
- 4) wait until the initiator has responded with all ACK transitions for the previous data group;
- 5) assert the REQ signal;
- 6) hold the DB(15-0) signals for a minimum of one transmit hold time and hold the REQ signal asserted for a minimum of a transmit assertion period;
- 7) drive the DB(15-0) signals to their desired pCRC values;
- 8) wait at least one transmit setup time:
- 9) negate the REQ signal; and
- 10) hold the DB(15-0) signals for a minimum of one transmit hold time and hold the P\_CRCA signal asserted for a minimum of one pCRC transmit hold time.

After either of the above sequences is complete the target has ended a data group.

The initiator shall read the value on the DB(15-0) signals within one receive hold time of the transition of the REQ signal. The initiator shall then respond with an ACK transition.

The initiator shall continue to use the pad bytes, if any, for checking against the computed pCRC for the current data group. Upon receipt of the last byte of the pCRC field, the received pCRC and computed pCRC shall be compared. If they do match (i.e., no pCRC error). then the initiator shall negate the ACK signal.

If received pCRC and computed pCRC do not match (i.e., a pCRC error is detected), or if an improperly formatted data group is transferred, then the initiator shall create an attention condition or before the last transfer of the pCRC field. When the target switches to a MESSAGE OUT phase the initiator shall send an INITIATOR DETECTED ERROR message (see 16.2.4) to the target. This message notifies the target that data contained within the data group was invalid.

If the target does not retry transferring the information transfer or it exhausts its retry limit the target shall go into a STATUS phase and send a CHECK CONDITION status with a sense key set to ABORTED COMMAND and an additional sense code set to INITIATOR DETECTED ERROR MESSAGE RECEIVED for the task associated with the received INITIATOR DETECTED ERROR message.

## 10.5.2.2.2.2 Data Group Pad field and pCRC field transfer to target

If the I/O signal is false (transfer to the target) and the initiator determines the data field transfer is complete by detecting an assertion of the P\_CRCA signal. If the REQ signal is asserted (i.e., pad field required) the initiator shall first transfer the two pad bytes, then the four pCRC bytes. If the REQ signal is negated (i.e., no pad field required) the initiator shall transfer the four pCRC bytes.

Pad field data and pCRC field data are transferred using the same negotiated values as the data field data.

The target may continue to send REQs, up to the negotiated offset, for the next data group. The target shall not transition REQ with P\_CRCA asserted until the initiator has responded with all ACK transitions for the previous data group.

When the initiator detects an assertion of the P\_CRCA signal and the REQ signal is asserted (i.e., pad field required) it shall then:

- 1) Transfer data bytes for all outstanding REQs received prior to the REQ that had the P\_CRCA signal asserted;
- 2) drive the DB(15-0) signals to their desired pad values;
- 3) delay at least one transmit setup time;
- 4) negate the ACK signal;
- 5) hold the DB(15-0) signals valid for a minimum of one transmit hold time and hold the ACK signal negated for a minimum of a transmit assertion period;
- 6) drive the DB(15-0) signals to their desired pCRC values;
- 7) delay at least one transmit setup time;
- 8) assert the ACK signal;
- 9) hold the DB(15-0) signals valid for a minimum of one transmit hold time and hold the ACK signal asserted for a minimum of a transmit assertion period;
- 10) drive the DB(15-0) signals to their desired pCRC values;
- 11) delay at least one transmit setup time;
- 12) negate the ACK signal; and
- 13) hold the DB(15-0) signals valid for a minimum of one transmit hold time and hold the ACK signal negated for a minimum of a transmit assertion period.

When the initiator detects an assertion of the P\_CRCA signal and the REQ signal is negated (i.e., no pad field required) it shall then:

- 1) Transfer data bytes for all outstanding REQs received prior to the REQ that had the P\_CRCA signal asserted;
- 2) drive the DB(15-0) signals to their desired pCRC values;
- 3) delay at least one transmit setup time;
- 4) assert the ACK signal;
- 5) hold the DB(15-0) signals valid for a minimum of one transmit hold time and hold the ACK signal asserted for a minimum of a transmit assertion period;
- 6) drive the DB(15-0) signals to their desired pCRC values;
- 7) delay at least one transmit setup time:
- 8) negate the ACK signal; and
- 9) hold the DB(15-0) signals valid for a minimum of one transmit hold time and hold the ACK signal negated for a minimum of a transmit assertion period.

After either of the above sequences is complete the target has ended a data group.

As a result of a data group always being an even number of transfers, the REQ and ACK signals are negated both before and after the transmission of the data group.

The target shall read the value of the DB(15-0) signals within one receive hold time of the transition of the ACK signal.

The initiator shall use the pad bytes, if any, in the generation of the transmitted pCRC. The target shall then use those pad bytes, if any, for checking against the computed pCRC for the current data group. Upon receipt of the last byte of the pCRC field, the received pCRC and computed pCRC shall be compared.

If received pCRC and computed pCRC do not match (i.e., a pCRC error is detected), or if an improperly formatted data group is transferred, then the associated data group shall be considered invalid.

If the target does not retry transferring the information transfer or it exhausts its retry limit the target shall go into a STATUS phase and send a CHECK CONDITION status with a sense key set to ABORTED COMMAND and an additional sense code set to SCSI PARITY ERROR for the task associated with the pCRC error.

## 10.5.2.3 Wide data transfer

ı

Wide data transfers shall be used for DT DATA phases. Wide data transfer may be used in the ST DATA phase only if a non-zero wide data transfer agreement is in effect (see 16.2.15 or 16.2.9). These messages determine the use of wide mode by both SCSI devices and establish a data path width to be used during the ST DATA phase.

A wide data transfer of 16-bits may be established. All SCSI devices shall support 8-bit data transfers.

During 8-bit data transfers, all information shall be transferred in bytes across the DB(7-0) signals on the SCSI bus. At the receiving device the DB(15-8) (if present) and DB(P1) (if present) signals are undefined.

During 16-bit wide data transfers, the first and second information bytes for each DATA phase shall be transferred across the DB(7-0) and DB(15-8) signals, respectively, on the SCSI bus. Subsequent pairs of information bytes are likewise transferred in parallel across the SCSI bus (see table 33).

Table 33 - Wide SCSI byte order

Transfer	scs	Data					
number	158	70	transfer width				
1	N/A	W					
2	N/A	Х	8-bit				
3	N/A	Υ					
4	N/A	Z					
1	Х	W	16-bit				
2	Z	Y					

Note: When transferring consecutive bytes W, X, Y, and Z across the buses, they are transferred as shown above.

This table does not necessarily represent how these bytes are stored in device memory.

If the last information byte transferred does not fall on the DB(15-8) signals for a 16-bit wide transfer then the values of the remaining higher-numbered bits are undefined. However, when using parity protection the DB(P1) signal for this undefined byte shall be valid for whatever data is placed on the bus.

# 10.6 COMMAND phase

The COMMAND phase allows the target to request command information from the initiator.

The target shall assert the C/D signal and negate the I/O and MSG signals during the REQ/ACK handshake(s) of this phase.

A QAS-capable initiator shall keep the command data valid for at least a QAS non-DATA phase REQ (ACK) period.

# 10.6.1 Command phase exception condition handling

If the target detects one or more parity error(s) on the command bytes received, it may indicate its desire to retry the command by switching to the MESSAGE IN phase and sending a RESTORE POINTERS message. The target shall then switch to the COMMAND phase to receive the original command.

If the target does not retry the COMMAND phase or it exhausts its retry limit it shall return CHECK CONDITION status and set the sense key to ABORTED COMMAND and the additional sense code to SCSI PARITY ERROR.

## 10.7 DATA phase

DATA phase is a term that encompasses both the ST DATA phases and the DT DATA phases. ST DATA

phase is a term that encompasses both the ST DATA IN phase and ST DATA OUT phase. DT DATA phase is a term that encompasses both the DT DATA IN phase, and the DT DATA OUT phase.

## 10.7.1 DT DATA IN phase

The DT DATA IN phase allows the target to request that data be sent to the initiator from the target using DT data transfers.

The target shall assert the I/O and MSG signals and negate the C/D signal during the REQ/ACK handshake(s) of this phase.

# 10.7.2 DT DATA OUT phase

The DT DATA OUT phase allows the target to request that data be sent from the initiator to the target using DT data transfers.

The target shall assert the MSG signal and negate the C/D and I/O signals during the REQ/ACK handshake(s) of this phase.

#### 10.7.3 ST DATA IN phase

The ST DATA IN phase allows the target to request that data be sent to the initiator from the target using ST data transfers.

The target shall assert the I/O signal and negate the C/D and MSG signals during the REQ/ACK handshake(s) of this phase.

# 10.7.4 ST DATA OUT phase

The ST DATA OUT phase allows the target to request that data be sent from the initiator to the target using ST data transfers.

The target shall negate the C/D, I/O, and MSG signals during the REQ/ACK handshake(s) of this phase.

# 10.8 STATUS phase

The STATUS phase allows the target to request that status information be sent from the target to the initiator.

The target shall assert the C/D and I/O signals and negate the MSG signal during the REQ/ACK handshake of this phase.

A QAS-capable initiator shall keep the status byte valid for at least a QAS non-DATA phase REQ (ACK) period.

## 10.8.1 STATUS phase exception condition handling

If the initiator detects a parity error on the status byte the initiator shall create an attention condition. When the target switches to a MESSAGE OUT phase the initiator shall send an INITIATOR DETECTED ERROR message (see 16.2.4) to the target. This message notifies the target that the status byte was invalid.

# 10.9 MESSAGE phase

The MESSAGE phase is a term that references either a MESSAGE IN, or a MESSAGE OUT phase. Multiple messages may be sent during either phase. The first byte transferred in either of these phases shall be either a single-byte message or the first byte of a multiple-byte message. Multiple-byte messages

shall be wholly contained within a single MESSAGE phase.

# 10.9.1 MESSAGE IN phase

The MESSAGE IN phase allows the target to request that message(s) be sent to the initiator from the target.

The target shall assert the C/D, I/O, and MSG signals during the REQ/ACK handshake(s) of this phase.

A QAS-capable initiator shall keep message bytes valid for at least a QAS non-DATA phase REQ (ACK) period.

# 10.9.1.1 MESSAGE IN phase exception condition handling

If the initiator detects a parity error on any message byte it receives the initiator shall create an attention condition. When the target switches to a MESSAGE OUT phase the initiator shall send a MESSAGE PARITY ERROR message (see 16.2.5) to the target. This message notifies the target that the message in byte was invalid.

#### 10.9.2 MESSAGE OUT phase

The MESSAGE OUT phase allows the target to request that message(s) be sent from the initiator to the target. The target invokes this phase in response to the attention condition created by the initiator (see 12.1).

The target shall assert the C/D and MSG signals and negate the I/O signal during the REQ/ACK handshake(s) of this phase. The target shall handshake byte(s) in this phase until the attention condition is cleared, except when rejecting a message.

For MESSAGE IN and STATUS phases the data is valid from the assertion of REQ to the assertion of ACK. A QAS-capable initiator qualifies the assertion of ACK for a minimum 50ns period to ensures the data valid time.

A QAS-capable initiator shall keep message bytes valid for at least a QAS non-DATA phase REQ (ACK) period.

If the target receives all of the message byte(s) successfully (i.e. no parity errors), it shall indicate that it does not wish to retry by changing to any information transfer phase other than the MESSAGE OUT phase and transfer at least one byte. The target may also indicate that it has successfully received the message byte(s) by changing to the BUS FREE phase (e.g. ABORT TASK SET or TARGET RESET messages).

# 10.9.2.1 MESSAGE OUT phase exception condition handling

If the target detects one or more parity error(s) on the message byte(s) received, it may indicate its desire to retry the message(s) by asserting the REQ signal after detecting the attention condition has been cleared and prior to changing to any other phase. The initiator, upon detecting this condition, shall resend all of the previous message byte(s) in the same order as previously sent during this phase. When resending more than one message byte, the initiator shall re-establish the attention condition as described in 12.1.

If the target does not retry the MESSAGE OUT phase or it exhausts its retry limit it may;

- a) return CHECK CONDITION status and set the sense key to ABORTED COMMAND and the additional sense code to MESSAGE ERROR or;
- b) indicate a protocol error by performing an unexpected bus free.

The target may act on messages as received as long as no parity error is detected and may ignore all

remaining messages sent under one attention condition after a parity error is detected. When a sequence of messages is resent by an initiator because of a target detected parity error, the target shall not act on any message that it acted on the first time received.

# 10.10 Signal restrictions between phases

When the SCSI bus is between two information transfer phases, the following restrictions shall apply to the SCSI bus signals:

- a) The BSY, SEL, REQ, and ACK signals shall not change.
- b) The C/D, I/O, MSG, and DATA BUS signals may change. When switching the DATA BUS or P\_CRCA signal direction from out (initiator driving) to in (target driving), the target shall delay driving the DATA BUS by at least a data release delay plus a bus settle delay after asserting the I/O signal and the initiator shall release the DATA BUS no later than a data release delay after the transition of the I/O signal to true. When switching the DATA BUS direction from in (target driving) to out (initiator driving), the target shall release the DATA BUS no later than a system deskew delay after negating the I/O signal. The initiator shall assert the DATA BUS no sooner than a system deskew delay after the detection of the negation of the I/O signal.
- c) The ATN and RST signals may change as defined under the descriptions for the attention condition (see 12.1) and hard reset (see 12.2).

# 11 Data bus protection

The data bus DB(P\_CRCA) signal and the DB(P1) signal are used to generate parity or control the transfer of pCRC information on the DATA BUS.

# 11.1 ST data bus protection (parity checking rules)

For ARBITRATION phase the DB(P\_CRCA) and DB(P1) signals shall not be checked for parity errors.

For SELECTION and RESELECTION phases valid parity is determined by rules in table 34.

.

Table 34 - Parity checking rules for SELECTION and RESELECTION phases

Action	Condition	
Check for odd parity on:	If at least one bit is active on:	
DB(7-0,P_CRCA)	DB(15-0,P_CRCA,P1)	
DB(15-8,P1)	DB(15-8,P1)	

NOTE 29 - These rules are necessary to permit interoperation of SCSI devices with different DATA BUS widths. For example, if an 8-bit SCSI device selects a 16-bit SCSI device, the 16-bit SCSI device observes invalid parity on the upper 8 bits of the DATA BUS.

For COMMAND, MESSAGE, and STATUS phases the DB(P\_CRCA) signal shall indicate odd parity for DB(7-0). The DB(P1) signal shall not be checked.

For ST DATA phases the DB(P\_CRCA) signal shall indicate odd parity for DB(7-0). If 8-bit transfers are enabled the DB(P1) signal shall not be checked. If 16-bit data transfers are enabled the DB(P1) signal shall indicate odd parity for DB(15-8). If 16-bit transfers are enabled and the last information byte transferred does not fall on the DB(15-8) signals DB(P1) shall be valid for whatever data is placed on the bus.

Parity protection is not enabled during DT DATA phases.

# 11.2 DT data bus protection (CRC)

When pCRC protection or iuCRC protection are enabled the error detecting code is a 32-bit (four byte) Cyclic Redundancy Check (CRC), referred to as CRC-32. It is also used by several other device I/O standards. Four CRC bytes are transferred with data to increase the reliability of data transfers

## 11.2.1 Error detection capabilities

The CRC is guaranteed to detect all single bit errors, any two bits in error, or any combination of errors within a single 32-bit range.

## 11.2.2 Order of bytes in the CRC field

Figure 50 shows how transmitted data is used to calculate the CRC and how the CRC information is then transmitted.




Figure 50 - CRC generation and transmission

CRC 3

CRC<sub>2</sub>

**WIDE BUS** 

CRC<sub>1</sub>

CRC 0

## 11.2.3 CRC generation and checking

The 32-bit generator polynomial used is:

$$x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^{8} + x^{7} + x^{5} + x^{4} + x^{2} + x + 1$$

This equals 104C11DB7h.

The remainder is generated by dividing the bytes in the data and pad fields by the generator polynomial, modulo two. The remainder is generated 32 bits at a time.

The remainder is initialized to all ones (FFFFFFFh). This is the seed value. It is reloaded at the beginning of each DT DATA phase and after each CRC is generated/checked.

Bytes are bit reversed prior to generating the remainder and the bytes of the remainder are bit reversed prior to forming the CRC field.

The CRC field is the ones complement of the bit reversed remainder.

A unique remainder is generated by an error free data group. The unique remainder polynomial of an error free group is:

$$x^{31} + x^{30} + x^{26} + x^{25} + x^{24} + x^{18} + x^{15} + x^{14} + x^{12} + x^{11} + x^{10} + x^{8} + x^{6} + x^{5} + x^{4} + x^{3} + x + 1$$

This equals C704DD7Bh.

#### 11.2.4 Test cases

For a 32-byte transfer of all 00h, the CRC transferred across the SCSI bus is: 55ADh, 190Ah.

For a 32-byte transfer of all FFh, the CRC transferred across the SCSI bus is: AB0Bh, FF6Ch.

For a 32-byte transfer of an incrementing pattern from 00h to 1Fh: 7E8Ah, 9126h.

# 12 SCSI bus conditions

The SCSI bus has asynchronous conditions that cause the SCSI device to perform certain actions that may alter the phase sequence.

Furthermore, SCSI devices may not all be powered on at the same time. This standard does not address power sequencing issues. However, each SCSI device, as it is powered on, should perform appropriate internal reset operations and internal test operations. Following a power on to selection time after powering on, SCSI targets should be able to respond with appropriate status and sense data to the TEST UNIT READY, INQUIRY, and REQUEST SENSE commands.

## 12.1 Attention condition

The attention condition allows an initiator to inform a target that the initiator has a message ready. The target shall honor all valid attention conditions by performing a MESSAGE OUT phase.

The initiator may create an attention condition during the SELECTION phase and during all information transfer phases.

To create an attention condition during the SELECTION phase following normal arbitration, the initiator shall assert the ATN signal at least two system deskew delays before releasing the BSY signal.

To create an attention condition during the SELECTION phase following a QAS, the initiator shall assert the ATN signal at least two system deskew delays before asserting the targets ID in the bus.

To create an attention condition during an information transfer phase, the initiator shall assert the ATN signal at least an attention setup time before negating the ACK signal. To re-establish an attention condition during a multi-byte MESSAGE OUT retry, the initiator shall assert the ATN signal two system deskew delays before asserting the ACK signal on the first message byte. To clear an attention condition during an information transfer phase, the initiator shall negate the ATN signal at least two system deskew delays before asserting the ACK signal. The initiator shall not negate the ATN signal while the ACK signal is asserted during a MESSAGE OUT phase.

The initiator shall create the attention condition on or before the last information transfer in a bus phase or information unit, for the attention condition to be honored before transition to a new bus phase or information unit. If the initiator does not meet the attention condition setup time, the target may not honor the attention condition until a later bus phase or information unit and then may result in an unexpected action. The initiator shall keep the ATN signal asserted until the target responds to the attention condition.

Once the target has responded to the attention condition by going to MESSAGE OUT phase, the initiator shall keep the keep the attention condition set if more than one message byte is to be transferred. The initiator shall clear the attention condition on the last message byte to be sent. The initiator shall clear the attention condition while transferring the last byte of the messages indicated with a Yes in tables 47, 61, and 66. If the target detects that the initiator failed to meet this requirement, then the target shall go to BUS FREE phase (see 10.1).

A target shall respond to an attention condition with MESSAGE OUT phase as follows:

- a) If an attention condition is created during a COMMAND phase, the target shall enter MESSAGE OUT phase after transferring part or all of the command descriptor block.
- b) If an attention condition is created during a DATA phase, the target shall enter MESSAGE OUT phase at the target's earliest convenience (often, but not necessarily on a logical block boundary). The initiator shall continue REQ/ACK handshakes until it detects the phase change.
- c) If an attention condition is created during a STATUS phase, the target shall enter MESSAGE OUT phase after the status byte has been acknowledged by the initiator.
- d) If an attention condition is created during a MESSAGE IN phase, the target shall enter MESSAGE

OUT phase before it sends another message. This permits a MESSAGE PARITY ERROR message from the initiator to be associated with the appropriate message.

- e) If an attention condition is created during a SELECTION phase and information unit transfers are disabled, the target shall enter MESSAGE OUT phase after that SELECTION phase.
- f) If an attention condition is created during a SELECTION phase and information unit transfers are enabled, the target shall enter BUS FREE phase after that SELECTION phase.
- g) If an attention condition is created during a RESELECTION phase the target shall enter MESSAGE OUT phase after the target has sent the first INFORMATION TRANSFER phase.
- h) If the attention condition is created during an information unit transfer, the target shall enter MESSAGE OUT phase at the completion of the current SPI information unit. If the attention condition is created between SPI information units the target shall enter MESSAGE OUT phase at the completion of the next SPI information unit.

The initiator should only create an attention condition during a RESELECTION phase to transmit an ABORT TASK SET, ABORT TASK, TARGET RESET, CLEAR TASK SET, DISCONNECT, or NO OPERATION message. Other uses may result in ambiguities concerning the nexus.

The initiator shall keep the ATN signal asserted if more than one byte is to be transferred. The initiator may negate the ATN signal at any time except it shall not negate the ATN signal while the ACK signal is asserted during a MESSAGE OUT phase. Normally, the initiator negates the ATN signal while the REQ signal is true and the ACK signal is false during the last REQ/ACK handshake of the MESSAGE OUT phase.

#### 12.2 Hard reset

The hard reset is used to immediately clear all SCSI devices from the bus. This condition shall take precedence over all other phases and conditions. Any SCSI device may create the reset condition by asserting the RST signal for a minimum of a reset hold time.

All SCSI devices shall release all SCSI bus signals (except the RST signal) within a bus clear delay of the transition of the RST signal to true. The BUS FREE phase always follows the reset condition.

The effect of the hard reset on tasks that have not completed, SCSI device reservations, and SCSI device operating modes is defined in the SCSI Architecture Model-2 standard.

Environmental conditions (e.g. static discharge) may generate brief glitches on the RST signal. SCSI devices shall not react to glitches on the RST signal that are less than a reset delay. The manner of rejecting glitches is vendor-specific. The bus clear delay following a RST signal transition to true is measured from the original transition of the RST signal, not from the time that the signal has been confirmed. This limits the time to confirm the RST signal to a maximum of a bus clear delay.

## 12.3 Reset events

When a SCSI device detects a reset event it shall only initiate an internal hard reset (i.e., the SCSI device shall not assert the RST signal).

## 12.3.1 Transceiver mode change reset event

When a SCSI device that contains multimode transceivers detects a transceiver mode change from LVD mode to MSE mode it shall cause a reset event. In response to the transceiver mode change reset event, a target shall create a unit attention condition for all initiators. The unit attention condition sense key shall be set to UNIT ATTENTION, and the additional sense code set to TRANSCEIVER MODE CHANGED TO SE.

When a SCSI device that contains multimode transceivers detects a transceiver mode change from MSE mode to LVD mode it shall cause a reset event. In response to the transceiver mode change reset event, a

#### T10/1302D revision 7

target shall create a unit attention condition for all initiators. The unit attention condition sense key shall be set to UNIT ATTENTION, and the additional sense code set to TRANSCEIVER MODE CHANGED TO LVD.

Any SCSI device that detects a transceiver mode change shall:

- a) set the data transfer width to eight-bit transfer mode
- b) set the data transfer mode to asynchronous data transfer mode, and
- c) set to zero all the PPR protocol options bits (see 16.2.9).
- d) targets switch to a BUS FREE phase.

In addition any target that detects a transceiver mode change shall switch to a BUS FREE phase.

# 13 SCSI bus phase sequences

The order in which phases are used on the SCSI bus follows a prescribed sequence.

During DT DATA phases the target shall not change phases except at data group boundaries or SPI information unit boundaries. If an initiator detects a phase change within a data group or information unit it shall consider any data transferred for that data group or information unit to have been transferred incorrectly. The initiator shall consider this condition a protocol error and respond accordingly.

A hard reset aborts any phase and is always followed by the BUS FREE phase. Also any phase may be followed by the BUS FREE phase but many such instances are exception conditions for initiators (see 10.1.1).

# 13.1 Phase sequences for physical reconnection and selection using attention condition with information unit transfers disabled

The allowable sequences for a selection using attention condition and physical reconnection while a transfer agreement is in effect that disables information unit transfers shall be as shown in figure 51.

If a data transfer agreement is in effect that disables information unit transfers (see 16.2.9), the normal progression for selection using attention condition (see 10.3.1.1) is from the BUS FREE phase to ARBITRATION, from ARBITRATION to SELECTION or RESELECTION, and from SELECTION or RESELECTION to one or more of the information transfer phases (i.e., COMMAND, DATA, STATUS, or MESSAGE). The final information transfer phase is normally the MESSAGE IN phase where a DISCONNECT, or TASK COMPLETE message is transferred, followed by the BUS FREE phase.




Figure 51 - Phase sequences for selection using attention condition/physical reconnection and information unit transfers disabled

# 13.2 Phase sequences for selection without using attention condition with information unit transfers disabled

The additional sequences for a selection without using attention condition while a data transfer agreement is in effect that disables information unit transfers shall be as shown in figure 52.

If a data transfer agreement is in effect that disables information unit transfers (see 16.2.9), the normal progression for selection without using attention condition (see 10.3.1.2) is from the BUS FREE phase to ARBITRATION, from ARBITRATION to SELECTION, from SELECTION to COMMAND phase, from COMMAND phase to DATA phase, from DATA phase to STATUS phase, and from STATUS phase to MESSAGE IN phase where a TASK COMPLETE message is transferred, followed by the BUS FREE phase.




Figure 52 - Phase sequences for selection without using attention condition and information unit transfers disabled

# 13.3 Phase sequences for selection without using attention condition/physical reconnection with information unit transfers enabled

The sequences for a selection without using attention condition and physical reconnection while a data transfer agreement is in effect that enables information unit transfers shall be as shown in figure 53.

If a data transfer agreement is in effect that enables information unit transfers (see 16.2.9), the normal progression, if QAS is disabled, for selection without using attention condition (see 10.3.1.2) is from the BUS FREE phase to ARBITRATION, from ARBITRATION to SELECTION or RESELECTION, and from SELECTION or RESELECTION to one or more DT DATA phases. The final DT DATA phase is followed by the BUS FREE phase.




Figure 53 - Phase sequences for selection without using attention condition/physical reconnection and information unit transfers enabled

# 14 SPI information unit sequences

An information unit transfer transfers data in SPI information units. The order in which SPI information units are transferred within an information unit transfer follows a prescribed sequence. When information unit transfers are enabled only SPI information units shall be transferred within the DT DATA OUT phase and DT DATA IN phase.

The SPI information unit sequences shall be as shown in figure 54, figure 55, figure 56, and figure 57. See figure 53 and figure 52 for the sequencing rules between the DT DATA IN or DT DATA OUT phases and the other phases.

The normal progression is from SPI L\_Q information unit/SPI command information unit pair(s), to SPI L\_Q information unit/SPI data information unit pair(s), to SPI L\_Q information unit/SPI status information unit pair(s).

NOTE 30 - An initiator may request a BUS FREE phase by creating an attention condition and sending a DISCONNECT message on the corresponding MESSAGE OUT phase. This allows an initiator to request the target break up a long sequence of SPI L\_Q information unit/SPI data information unit pairs into smaller sequences.

When a data transfer agreement is in effect that enables information unit transfers there is no option equivalent to the 'physical disconnect without sending a SAVE DATA POINTER message'. The initiator shall save the data pointers as soon as the last byte of the last iuCRC for a SPI information unit is transferred. The save shall occur even if the initiator detects an error in the SPI data information unit. If a target retries an operation it shall send a MODIFY DATA POINTERS message then request that the SPI data information unit be transferred again.

The target shall not start a new information unit transfer until all previous REQ(s) have been responded to by an equal number of ACK(s) except during a sequence of SPI data stream information units (see 14.2.4).

# 14.1 Information unit transfer logical operations

SCSI devices using information unit transfers may transfer SPI information units for any number of I/O processes by using logical connects, logical disconnects, and logical reconnects.

SCSI devices using information unit transfers may receive several commands during an initial connection. This occurs when an initiator uses the multiple command option in the SPI L\_Q information unit. For each SPI L\_Q received with a multiple command type or a last command type a logical connection occurs and an I\_T\_L\_Q nexus is formed. At the completion of each SPI command information unit a logical disconnect occurs.

Logical disconnects shall occur at the completion of:

- a) each SPI command information unit;
- b) each SPI status information unit;
- c) each SPI data information unit;

I

- d) any SPI L Q information unit if the SPI L Q information unit DATA LENGTH field is zero:
- e) any SPI L\_Q information unit if an attention condition is established during the transfer of a SPI L Q information unit; and
- f) the last SPI data stream information unit.

At completion of those SPI information units the I\_T\_L\_Q nexus becomes an I\_T nexus. The I\_T nexus remains in place until the target does a physical disconnect or an I\_T\_L\_Q nexus is reestablished by the target transmitting a SPI L\_Q information unit.

Logical disconnects shall not occur at the completion of:

a) any SPI L\_Q information unit unless an attention condition is established during the SPI L\_Q information unit transfer<u>or</u> the SPI L\_Q information unit <u>DATA LENGTH</u> field is greater than zero; nor b) after a SPI data stream information unit is successfully received when immediately followed by ertransmitted from a target; another SPI data stream information unit.

Logical reconnections occur on the successful target transmission and initiator receipt of a SPI L\_Q information unit for an existing I/O process. The logical reconnection reestablishes the I\_T\_L\_Q nexus for that I/O process.




Figure 54 - SPI information unit sequence during initial connection




Figure 55 - SPI information unit sequence during data type transfers




Figure 56 - SPI information unit sequence during data stream type transfers




Figure 57 - SPI information unit sequence during status transfers

## 14.2 SPI information units

This subclause describes the different SPI information unit formats.

#### 14.2.1 SPI command information unit

The SPI command information unit (see table 35) transfers CDBs, task attributes, and task management requests to be performed by a device server.

An initiator shall consider a BUS FREE phase after the transfer of a SPI command information unit to be equivalent to receiving a DISCONNECT message.

If a target does not have the resources to accept a SPI command information unit and the task management flags field equals 00h the target shall transfer all the bytes of the current SPI command information unit but need not hold the transmitted information. After transferring all the SPI command information unit bytes the target shall change to a DT DATA IN phase and transmit a SPI status information unit with the status of TASK SET FULL.

If a target does not have the resources to accept a SPI command information unit and the task management flags field does not equal 00h the target shall carry out the selected task management function.

Editors Note 7 - GOP: It is not stated, but implied, that a status needs to be returned for task management functions. It should be clearly stated. Note that FC does require this behavior. Other than that the rules should be the same (i.e., If the task management function is successful a length of zero in the LQ should be all that is needed to indicate success). If we do it this way it does present some interesting anomalies (e.g., before going bus free after receiving a TARGET RESET the target would send an LQ with type set to status and length set to zero).

If the initiator has more commands to send to the target it shall wait for the next selection before those remaining commands may be sent.

Table 35 - SPI command information unit

Bit Byte	7	6	5	4	3	2	1	0	
0				RESE	RVED				
1			RESERVED			TA	SK ATTRIBU	TE	
2			T	ASK MANAGI	EMENT FLAG	S			
3	RESERVED		ADDITIONAL	CDB LENGT	H = (n-19)/4		RDDATA	WRDATA	
4	(MSB)			CI	)B				
19				O.	00			(LSB)	
20	MSB			ADDITIO	NAL CDR				
n				ADDITIO	VAL ODD			LSB	
n+1	MSB								
n+2			IUCRC ——						
n+3				100	NO				
n+4								LSB	

The task attribute field is defined in table 36.

Table 36 - TASK ATTRIBUTE

Codes	Description
000b	Requests that the task be managed according to the rules for a simple task attribute. (See SAM-2)
001b	Requests that the task be managed according to the rules for a head of queue task attribute. (See SAM-2)
010b	Requests that the task be managed according to the rules for an ordered attribute. (See SAM-2)
011b	Reserved
100b	Requests that the task be managed according to the rules for a automatic contingent allegiance task attribute. (See SAM-2)
101b-111b	Reserved

The task management flags field is defined in table 37. If a task management function fails the task

manager shall terminate the task with a GOOD status. The packetized failure code shall be set to task management function failed.

Table 37 - TASK MANAGEMENT FLAGS

Codes	Description
00h	Indicates no task management requests for the current task.
01h	The task manager shall abort the task as defined in the ABORT TASK message (see 16.3.7).
02h	The task manager shall abort the task set as defined in the ABORT TASK SET message (see 16.3.8).
04h	The task manager shall clear the task set as defined in the CLEAR TASK SET message (see 16.3.10).
08h	The task manager shall perform a hard reset to the selected logical unit as defined in the LOGICAL UNIT RESET message (see 16.3.11).
20h	The task manager shall perform a hard reset as defined in the TARGET RESET message (see 16.3.12).
40h	The task manager shall perform a clear ACA as defined in the CLEAR ACA message (see 16.3.9).
others	The task manager shall terminate the task with a GOOD status. The packetized failure code shall be set to task management function not supported.

The additional cdb length field contains the length in 4-byte words of the additional cdb field.

The write data bit (wrdata) and read data bit (rddata) shall be ignored.

The cdb field contains the actual CDB to be interpreted by the addressed logical unit. The maximum CDB length is 16 bytes. The cdb field and the task attribute field is not valid and is ignored if the task management flags field is not zero. Any bytes between the end of a 6 byte CDB, 10 byte CDB, or 12 byte CDB and the end of the cdb field shall be reserved.

The additional cdb field contains any CDB bytes beyond those contained within the standard 16 byte cdb field.

The cdb field, additional cdb field and task, attribute field are not valid and are ignored if the task management flags field is not zero.

The contents of the cdb and additional cdb fields shall be as defined in the SCSI command standards.

The iucrc field shall use the algorithm defined in clause 11.2.

## 14.2.2 SPI L\_Q information unit

The SPI L\_Q information unit (see table 38) contains L\_Q nexus information for the information unit to immediately follow, the type of information unit to immediately follow, and the length of information unit to immediately follow. A SPI L\_Q information unit shall immediately precede all SPI command information units, SPI multiple command information units, SPI data information units, SPI status information units, and the first of an uninterrupted sequence of SPI data stream information units.

The receipt of an error free (i.e., no iuCRC error) SPI L\_Q information unit by an initiator shall cause the initiator to restore the data pointer.

Table 38 - SPI L\_Q information unit

Bit Byte	7	6	5	4	3	2	1	0				
0		TYPE										
1				RESE	RVED							
2				RESE	RVED							
3				TA	AG .							
4	MSB			LOGICAL UN								
11		•		LOGICAL UI	III NUMBER			LSB				
12				RESE	RVED							
13	MSB											
14		•		DATA L	ENGTH							
15		•						LSB				
16				RESE	RVED							
17				RESE	RVED							
18	MSB			ILICECIA	ITERVAL							
19		•		IUCKC II	NIERVAL			LSB				
20	MSB											
21		-			NDC			-				
22		-		IUC	RC			-				
23		-						LSB				

The type field is defined in table 39.

Editors Note 8 - GOP: The editing group recommends the data length field be changed

Table 39 - TYPE

Codes	Туре	Description
01h	Last Command	Sent by an initiator to indicate a SPI command information unit shall immediately follow this SPI L_Q information unit. Indicates the initiator shall not send any more SPI command information units during the current connection. The <a href="value of the DATA LENGTH">value of the DATA LENGTH</a> field shall be greater than or equal to

See 16.3 for a description of the TAG field.

The LOGICAL UNIT NUMBER field specifies the address of the logical unit of the I\_T\_L\_Q nexus for the current task. The structure of the logical unit number field shall be as defined in the SCSI Architecture Model-2 standard. If the addressed logical unit does not exist, the task manager shall follow the SCSI rules for selection of invalid logical units as defined in the SCSI Primary Commands-2 Standard.

The DATA LENGTH field contains the length in bytes of the following information unit(s). For SPI data stream information units the data length field contains the length in bytes of each SPI data stream information unit that follows (i.e., the total number of bytes transferred would equal the a data length x the number of SPI data stream information units transferred). The data length shall not include any of the 4 byte iuCRC nor any transmitted pad bytes (e.g., a data length of 509 with a iuCRC interval of zero or greater than 509 would transfer 512 bytes of data plus 3 bytes of pad plus 4 bytes of iuCRC for a total transfer of 516 bytes). The target shall not set the data length to a value that would exceed exceeds the maximum burst size as defined in the disconnect-reconnect page (see 18.1.1).

The IUCRC INTERVAL field contains the length in bytes of the data to be sent before a iuCRC is transferred. The iuCRC interval length shall not include the 4 byte iuCRC nor any transmitted pad bytes (e.g., an iuCRC interval length of 510 transfer 510 bytes of data plus 2 bytes of pad plus 4 bytes of iuCRC for a total transfer of 516 bytes). The iuCRC interval shall be a multiple of two (i.e., odd numbers are not allowed). If the iuCRC interval is equal to zero or is greater than or equal to the data length only one iuCRC shall occur at the end of the SPI information unit.

The IUcrc field shall use the algorithm defined in clause 8.5.211.2.

### 14.2.3 SPI data information unit

ı

The SPI data information unit (see table 40) contains data.

The detection of a BUS FREE phase immediately following a SPI data information unit by an initiator shall be equivalent to the initiator receiving a DISCONNECT message.

The detection of a QAS REQUEST message following a SPI data information unit by an initiator shall be equivalent to the initiator receiving a DISCONNECT message.

Bit Byte	7	6	5	4	3	2	1	0				
0	(MSB)		DATA -									
n				DF	IIA			(LSB)				
n+1	MSB							_				
n+2			-									
n+3		-	IUCRC —									
n+4		-						LSB				

Table 40 - SPI data information unit

The DATA field may contain any type of information (e.g., parameter lists, mode pages, user data, etc.).

The IUCrc field shall use the algorithm defined in clause 8.5.211.2.

#### 14.2.4 SPI data stream information unit

The SPI data stream information unit (see table 41) contains data.

SPI data stream information units shall only be transferred during DT DATA OUT phases.

All the SPI data stream information units transferred after a SPI L\_Q information unit with a type of data stream shall be the size indicated in the data length field of the SPI L\_Q information unit. The sequence of SPI data stream information units shall end with a phase change on a SPI data stream information unit boundary.

If during a sequence of SPI data stream information units an initiator detects a REQ transition after transmitting the last iuCRC for a SPI data stream information unit that initiator shall transmit the next SPI data stream information unit.

#### T10/1302D revision 7

If during a sequence of SPI data stream information units an initiator detects a phase change after transmitting the last iuCRC for a SPI data stream information unit that initiator shall consider the current I/O process to be logically disconnected or in the case of detecting a BUS FREE phase or a MESSAGE IN phase to be physically disconnected.

The detection of a BUS FREE phase immediately following a SPI data stream information unit by an initiator shall be equivalent to the initiator receiving a DISCONNECT message.

The detection of a QAS REQUEST message following a SPI data stream information unit by an initiator shall be equivalent to the initiator receiving a DISCONNECT message.

To end a sequence of SPI data stream information units an initiator may request a disconnect by <u>creating establishing</u> an <u>ATN-attention</u> condition. The initiator shall continue to transfer data, pad bytes (if any), and iuCRC(s) until the target changes to a new phase.

An initiator may end a sequence of SPI data stream information units on the current SPI data stream information unit boundary by creating establishing an ATN-attention condition before the number of words left to transfer in the current SPI data stream information unit is less than the negotiated offset. In the event that the SPI data stream information unit size is smaller than the negotiated offset the target may continue the sequence of SPI data stream information units across two SPI data stream information units but not three.

During a sequence of SPI data stream information units the offset count is not required to go to zero at the boundary of any SPI data stream information unit if the next SPI information unit is a SPI data stream information unit for the same I T L Q nexus.

Bit Byte	7	6	5	4	3	2	1	0			
0	(MSB)		DATA -								
n				Dr	AIA			(LSB)			
n+1	MSB										
n+2				IIIC	·RC						
n+3		-	IUCRC —								
n+4		-						LSB			

Table 41 - SPI data stream information unit

The DATA field may contain any type of information (e.g., parameter lists, mode pages, user data, etc.).

The IUCrc field shall use the algorithm defined in clause 8.5.211.2.

#### 14.2.5 SPI status information unit

The SPI status information unit (see table 42) contains the completion status of the task indicated by the preceding SPI L\_Q information unit. The target shall consider the SPI status information unit transmission to be successful when there is no attention condition on the transfer of the information unit.

If a task completes with a GOOD status, a SNSVALID bit of zero, and a RSPVALID bit of zero then the target shall set the DATA LENGTH field in the SPI L\_Q information unit (see 14.2.2) to zero.

Bit 7 2 6 5 3 1 0 4 **Byte** 0 RESERVED 1 **RESERVED** 2 RESERVED FOR FCP **SNSVALID RSPVALID** RESERVED 3 STATUS 4 (MSB) SENSE DATA LIST LENGTH (n-m) 7 (LSB) 8 (MSB) PACKETIZED FAILURES LIST LENGTH (m-11) 11 (LSB) 12 (MSB) PACKETIZED FAILURES (LSB) m 1+m (MSB) SENSE DATA (LSB) n **MSB** n+1 n+2 **IUCRC** n+3 n+4 LSB

Table 42 - SPI status information unit

A sense data valid bit (SNSVALID) of zero indicates the sense data list length shall be ignored and no sense data is provided. A SNSVALID bit of one indicates the SENSE DATA LIST LENGTH field specifies the number of bytes in the SENSE DATA field.

If sense data is provided, the sense data valid bit (SNSVALID) shall be set to one and the SENSE DATA LIST LENGTH field shall specify the number of bytes in the SENSE DATA field. The SENSE DATA LIST LENGTH field shall only contain even lengths (i.e., 2,4,6 etc.) greater than zero and shall not be set to a value greater than 252.

If no sense data is provided, the sense data valid bit (SNSVALID) shall be set to zero. The initiator shall ignore the SENSE DATA LIST LENGTH field and shall assume a length of zero.

If packetized failure data is provided, the packetized failures valid bit (RSPVALID) shall be set to one and the PACKETIZED FAILURES LIST LENGTH field shall specify the number of bytes in the PACKETIZED FAILURES field. The PACKETIZED FAILURES LIST LENGTH field shall only contain a length of 4. Other lengths are reserved for future standardization.

If no packetized failure data is provided, the packetized failures valid bit (RSPVALID) shall be set to zero. The initiator shall ignore the PACKETIZED FAILURES LIST LENGTH field and shall assume a length of zero.

The status field contains the status of a task that completes with a status other than GOOD. See <a href="the-SCSI">the-SCSI</a> Architecture Model-2 standard for a list of status codes.

The PACKETIZED FAILURES field (see table 43) contains information describing the packetized failures detected during the execution of a task. The PACKETIZED FAILURES field shall contain valid information if the target detects any of the conditions described by the packetized failure code (see table 44).

Table 43 - PACKETIZED FAILURES field

Bit Byte	7	6	5	4	3	2	1	0		
0	RESERVED									
1				RESE	RVED					
2		RESERVED								
3		PACKETIZED FAILURE CODE								

The PACKETIZED FAILURE CODE field is defined in table 44.

**Table 44 - PACKETIZED FAILURE CODE** 

Codes	Description
00h	Indicates no failure or task management function complete.
01h	Reserved
02h	SPI command information unit fields invalid.
03h	Reserved
04h	The task management function not supported.
05h	The task management function failed.
06h-FFh	Reserved

The SENSE DATA field contains the information specified by the SCSI Primary Commands-2 Standard for presentation by the REQUEST SENSE command. The proper sense data shall be presented when a SCSI status byte of CHECK CONDITION is presented as specified by the SCSI Primary Commands-2 Standard.

The IUcrc field shall use the algorithm defined in clause 8.5.211.2.

# 15 SCSI pointers

The initiator provides for a set of three pointers for each task, called the saved pointers. The set of three pointers consist of one for the command, one for the data, and one for the status. When a send command service is received from an application client, the task's three saved pointers are copied into the initiator 's set of three active pointers. There is only one set of active pointers in each initiator. The active pointers point to the next command, data, or status byte to be transferred between the initiator and the target. The saved and active pointers reside in the initiator.

The saved command pointer always points to the start of the command descriptor block for the task. The saved status pointer always points to the start of the status area for the task. The saved data pointer points to the start of the data area until the target sends a SAVE DATA POINTER message for the task or after the initiator successfully receives or transmits a SPI data information unit.

In response to the SAVE DATA POINTER message or successful receipt or transmission of a SPI data information unit, the initiator stores the value of the current data pointer into the saved data pointer for that task. The target may restore the active pointers to the saved pointer values for the current task by sending a RESTORE POINTERS message to the initiator. The initiator then copies the set of saved pointers into the set of active pointers. Whenever a target does a physical disconnect from the bus, only the set of saved pointers are retained. The set of active pointers is restored from the set of saved pointers upon a physical reconnection of the task or a successful receipt of a SPI L\_Q information unit.

Since the data pointer value may be modified by the target before the task ends, it should not be used to test for actual transfer length because the value may no longer be valid.

# 16 SCSI Protocol messages

SCSI protocol messages allow communication between an initiator and a target for the purpose of link management. The link management messages used for this purpose are defined within this standard and their use is confined to this standard. Other SCSI protocol messages allow communication between the application client and the task manager for the purpose of task management. The task management messages are defined in the SCSI Architecture Model-2 standard, however, their binary values for the SCSI Parallel Interface-2 Standard are defined by this standard.

# 16.1 Message protocols and formats

## 16.1.1 Message protocol rules

One or more messages may be sent during a single MESSAGE phase, but a message shall not be split between multiple MESSAGE phases.

If information unit transfers are disabled, the first message sent by the initiator after a successful SELECTION phase with an attention condition shall be an IDENTIFY, ABORT TASK SET (see 16.3.8), or TARGET RESET message. If a target receives any other message it shall cause an unexpected bus free by generating a BUS FREE phase (see 10.1.1).

If the first message is an IDENTIFY message, then it may be immediately followed by other messages, such as the first of a pair of SYNCHRONOUS DATA TRANSFER REQUEST messages. With tagged queuing a task attribute shall immediately follow the IDENTIFY message, then more messages may immediately follow. The IDENTIFY message establishes a logical connection between the initiator and the specified logical unit within the target known as an I-T L nexus.

If information unit transfers are disabled, after the RESELECTION phase, the target's first message shall be IDENTIFY. This allows the I\_T\_L nexus to be re-established. Only one logical unit shall be identified for any physical connection or physical reconnection; if a target receives a second IDENTIFY message with a different logical unit number during a physical connection or physical reconnection, it shall cause an unexpected bus free by generating a BUS FREE phase (see 10.1.1).

All initiators shall implement the mandatory messages tabulated in the "Initiator" column of tables 47, 61, and 66. All targets shall implement the mandatory messages tabulated in the "Target" column of tables 47, 61, and 66.

Whenever an I\_T\_L nexus is established by an initiator that is allowing physical disconnection, the initiator shall ensure that the active pointers are equal to the saved pointers for that particular logical unit. An implied restore pointers operation shall occur as a result of a RESELECTION phase or a successful receipt of a SPI L\_Q information unit.

## 16.1.2 Message formats

One-byte, Two-byte, and Extended message formats are defined. The first byte of the message determines the format as defined in table 45.

Table 45 - Message format

Code	Message format
00h	One-byte message (TASK COMPLETE)
01h	Extended messages
02h - 0Ah	One-byte messages
0Bh	Obsolete
0Ch - 13h	One-byte messages
14h - 15h	Reserved One-byte messages
16h - 17h	One-byte messages
18h - 1Fh	Reserved One-byte messages
20h - 24h	Two-byte messages
25h - 2Fh	Reserved Two-byte messages
30h - 54h	Reserved
55h	One-byte message
56h - 7Fh	Reserved
80h - FFh	One-byte message (IDENTIFY)

## 16.1.2.1 One-byte messages

One-byte messages consist of a single byte transferred during a MESSAGE IN phase or a MESSAGE OUT phase. The code of the byte determines which-the message that is to be performed as defined in tables 47, 61, and 66.

# 16.1.2.2 Two-byte messages

Two-byte messages consist of two consecutive bytes transferred during two consecutive MESSAGE IN phases or two consecutive MESSAGE OUT phases. The code of the first byte determines which the message that is to be performed as defined in tables 47, 61, and 66. The second byte is a parameter byte that is used as defined in the message description.

# 16.1.2.3 Extended messages

A value of 01h in the first byte of a message indicates the beginning of a multiple-byte extended message. The minimum number of bytes sent for an extended message is three. All of the extended message bytes shall be transferred in consecutive MESSAGE IN phases or consecutive MESSAGE OUT phases. The extended message format is shown in table 46.

Table 46 - Extended message format

Bit Byte	7	6	5	4	3	2	1	0							
0	EXTENDED MESSAGE (01h)														
1			EXTE	NDED MESSA	GE LENGTH	(n-1)									
2		EXTENDED MESSAGE CODE (y)													
3-n			EXTE	NDED MESS	AGE ARGUM	ENTS		EXTENDED MESSAGE ARGUMENTS							

The EXTENDED MESSAGE LENGTH specifies the length in bytes of the EXTENDED MESSAGE CODE plus the extended message arguments to follow. Therefore, the total length of the message is equal to the EXTENDED MESSAGE LENGTH plus two. A value of zero for the EXTENDED MESSAGE LENGTH indicates 256 bytes follow.

The EXTENDED MESSAGE CODEs are listed in table 47.

The EXTENDED MESSAGE ARGUMENTS are specified within the extended message descriptions (see 16.2.7, 16.2.13, and 16.2.15).

# 16.2 Link control messages

Table 47 - Link control message codes

Code	Supp	ort	Message Name	Direc	ction	Clear Attention
	Initiator	Target				Condition
12h			Obsolete			
04h	0	0	DISCONNECT	In		n/a
04h	0	0	DISCONNECT		Out	Yes
80h+	М	0	IDENTIFY	In		n/a
80h+	М	М	IDENTIFY		Out	Not required
23h	0	0	IGNORE WIDE RESIDUE	In		n/a
05h	М	М	INITIATOR DETECTED ERROR		Out	Yes
09h	М	М	MESSAGE PARITY ERROR		Out	Yes
07h	М	М	MESSAGE REJECT	In	Out	Yes
***	0	0	MODIFY DATA POINTER	In		n/a
08h	М	М	NO OPERATION		Out	Yes
***	М	М	PARALLEL PROTOCOL REQUEST	In	Out	Yes
55h	0	0	QAS REQUEST	In		n/a
03h	0	0	RESTORE POINTERS	In		n/a
02h	0	0	SAVE DATA POINTER	In		n/a
***	0	0	SYNCHRONOUS DATA TRANSFER REQUEST	In	Out	Yes
13h			Obsolete			
00h	М	М	TASK COMPLETE	In		n/a
***	0	0	WIDE DATA TRANSFER REQUEST	In	Out	Yes

Key: M=Mandatory support, O=Optional support

In=Target to initiator, Out=Initiator to target

Yes=Initiator shall clear the attention condition before last ACK of message.

Not required=Initiator may or may not clear the attention condition before last ACK of message (see 12.1).

n/a=Not applicable

\*\*\*=Extended message

80h+=Codes 80h through FFh are used for IDENTIFY messages

The SYNCHRONOUS DATA TRANSFER REQUEST and WIDE DATA TRANSFER REQUEST messages should only be used when negotiating with devices that do not support the PARALLEL PROTOCOL REQUEST message.

#### 16.2.1 DISCONNECT

I

The DISCONNECT message is sent from a target to inform an initiator that the target plans to do a physical disconnect by releasing the BSY signal, and that a later physical reconnect is going to be required in order to complete the current task. This message shall not cause the initiator to save the data pointer. The target shall consider the message transmission to be successful when there is no attention condition on the DISCONNECT message.

After successfully sending this message the target shall go to the BUS FREE phase by releasing the BSY signal;

If information unit transfers are disabled any target that breaks data transfers into one or more physical reconnections shall end each successful data transfer (except possibly the last) with a SAVE DATA POINTER - DISCONNECT message sequence.

If information unit transfers are enabled targets shall not transmit a DISCONNECT message.

This message may also be sent from an initiator to a target to instruct the target to do a physical disconnect from the SCSI bus disconnect. If this option is supported and a DISCONNECT message is received the target shall either:

- a) If information unit transfers are disabled switch to MESSAGE IN phase, send the DISCONNECT message to the initiator (possibly preceded by SAVE DATA POINTER message), and then do a physical disconnect by releasing BSY; or
- b) if information unit transfers are enabled, regardless of the QAS mode, do a physical disconnect by releasing BSY.

After releasing the BSY signal, the target shall not participate in another ARBITRATION phase for at least a disconnection delay or the time limit specified in the PHYSICAL DISCONNECT TIME LIMIT mode parameter (see 18.1.1) whichever is greater. If this option is not supported or the target is not able to do a physical disconnect at the time when it receives the DISCONNECT message from the initiator, the target shall respond by sending a MESSAGE REJECT message to the initiator.

### **16.2.2 IDENTIFY**

The IDENTIFY message (see table 48) is sent by either the initiator or the target to establish an I\_T\_L nexus when information unit transfers are disabled.

 Bit Byte
 7
 6
 5
 4
 3
 2
 1
 0

 0
 IDENTIFY
 DISCPRIV
 LUN
 LUN

Table 48 - IDENTIFY message format

The IDENTIFY bit shall be set to one to specify that this is an IDENTIFY message.

A disconnect privilege (DISCPRIV) bit of one specifies that the initiator has granted the target the privilege of doing physical disconnects. A DISCPRIV bit of zero specifies that the target shall not do physical disconnects. This bit is not defined and shall be set to zero when an IDENTIFY message is sent by a target.

The target shall generate a BUSY status (see SCSI Architecture Model-2 standard) for a task not granting a physical disconnect privilege (DISCPRIV bit set to zero) in the IDENTIFY message if:

- a) there are any pending tasks, and
- b) the target determines that a physical reconnection of one or more pending tasks is required before the current task is completed.

The LUN field specifies a logical unit number.

Only one logical unit number shall be identified per task. The initiator may send one or more IDENTIFY messages during a task. A second IDENTIFY message with a different value in the LUN field shall not be issued before a BUS FREE phase; if a target receives a second IDENTIFY message with a different value in this field, it shall cause an unexpected bus free (see 10.1.1) by generating a BUS FREE phase. Thus an initiator may change the DISCPRIV bit, but shall not attempt to switch to another task. (See the DTDC field of the physical disconnect/reconnect mode page in the 18.1.1 for additional controls over physical disconnection.)

An implied RESTORE POINTERS message shall be performed by the initiator following successful identification of the nexus during the MESSAGE IN phase of a physical reconnection or a successful receipt of a SPI L\_Q information unit.

Identification is considered successful during an initial connection or an initiator's physical reconnect when the target detects no error during the transfer of the IDENTIFY message and an optional task attribute message in the MESSAGE OUT phase immediately following the SELECTION phase. See 16.3 for the ordering of the IDENTIFY and task attribute messages. See 10.9.2.1 for handling target detected errors during the MESSAGE OUT phase.

Identification is considered successful during a target's physical reconnect when there is no attention condition on either the IDENTIFY message or the SIMPLE message for an I\_T\_L\_Q nexus in the MESSAGE IN phase immediately following the RESELECTION phase. See the 16.3 for the ordering of the IDENTIFY and task attribute messages. See 12.1, item d), for handling target detected errors during the MESSAGE IN phase.

### **16.2.3 IGNORE WIDE RESIDUE**

The IGNORE WIDE RESIDUE message (see table 49) shall be sent from a target to indicate that the number of valid bytes sent in the last REQ/ACK handshake data of a DATA IN phase is less than the negotiated transfer width. When information unit transfers are disabled the IGNORE WIDE RESIDUE message shall be sent immediately following that DATA IN phase and prior to any other messages.

If the residual byte(s) contain(s) valid data then the IGNORE WIDE RESIDUE message should not be sent.

 Bit Byte
 7
 6
 5
 4
 3
 2
 1
 0

 0
 MESSAGE CODE (23h)

 1
 NUMBER OF BYTES TO IGNORE (01h)

Table 49 - IGNORE WIDE RESIDUE message format

The NUMBER OF BYTES TO IGNORE field indicates the number of invalid data bytes transferred. See table 50 for a definition of the IGNORE field codes.

NOTE 31 - More than one IGNORE WIDE RESIDUE message may occur during a task.

Table 50 - IGNORE field definition

Codos	Invalid data bits
Codes	16-bit transfers
00h	Reserved
01h	DB(15-8)
02h	Obsolete
03h	Obsolete
04h-FFh	Reserved

#### 16.2.4 INITIATOR DETECTED ERROR

The INITIATOR DETECTED ERROR message is sent from an initiator to inform a target that an error has occurred that does not preclude the target from retrying the task. The source of the error may either be related to previous activities on the SCSI bus or may be internal to the initiator and unrelated to any previous SCSI bus activity. Although the integrity of the currently active pointers in not assured, a RESTORE POINTERS message or a physical disconnect followed by a reconnect shall cause the pointers to be restored to their defined prior state.

#### **16.2.5 MESSAGE PARITY ERROR**

The MESSAGE PARITY ERROR message is sent from the initiator to the target to indicate that it received a message byte with a parity error (see <u>10.9.2.1</u>).

In order to indicate its intentions of sending this message, the initiator shall create an attention condition on the message byte that has the parity error. This provides an interlock so that the target is able to determine which message byte has the parity error. If the target receives this message under any other circumstance, it shall signal a catastrophic error condition by going to a BUS FREE phase without any further information transfer attempt (see <u>10.1</u>).

If the target attempts a retry after receiving the MESSAGE PARITY ERROR message the target shall return to the MESSAGE IN phase before switching to some other phase, the target shall resend the entire message that had the parity error.

### **16.2.6 MESSAGE REJECT**

The MESSAGE REJECT message is sent from either the initiator or target to indicate that the last message or message byte it received was inappropriate or has not been implemented.

In order to indicate its intentions of sending this message, the initiator shall create an attention condition on the message byte that is to be rejected. If the target receives this message under any other circumstance, it shall reject this message.

When a target sends this message, it shall change to MESSAGE IN phase and send this message prior to requesting additional message bytes from the initiator. This provides an interlock so that the initiator is able to determine which message byte is rejected.

After a target sends a MESSAGE REJECT message and if the attention condition is still set, then it shall return to the MESSAGE OUT phase. The subsequent MESSAGE OUT phase shall begin with the first byte of a message.

#### **16.2.7 MODIFY DATA POINTER**

The MODIFY DATA POINTER message (see table 51) is sent from the target to the initiator and requests that the signed ARGUMENT be added (two's complement) to the value of the current data pointer. The Enable Modify Data Pointer (EMDP) bit in the disconnect-reconnect mode page (see 18.1.1) indicates whether or not the target is permitted to issue the MODIFY DATA POINTER message.

It is recommended that the target not attempt to move the data pointer outside the range addressed by the command. Initiators may or may not place further restrictions on the acceptable values. Should the target send an ARGUMENT value that is not supported by the initiator, the initiator may reject the value by responding with the MESSAGE REJECT message. In this case, the data pointer is not changed from its value prior to the rejected MODIFY DATA POINTER message.

Bit 7 6 5 3 1 4 2 0 **Byte** 0 EXTENDED MESSAGE (01h) 1 EXTENDED MESSAGE LENGTH (05h) 2 MODIFY DATA POINTER (00h) 3 (MSB) 4 **ARGUMENT** 5 6 (LSB)

Table 51 - MODIFY DATA POINTER message format

## **16.2.8 NO OPERATION**

The NO OPERATION message is sent from an initiator in response to a target 's request for a message when the initiator does not currently have any other valid message to send.

For example, if the target does not respond to the attention condition until a later phase and at that time the original message is no longer valid the initiator may send the NO OPERATION message when the target switches to a MESSAGE OUT phase.

#### 16.2.9 PARALLEL PROTOCOL REQUEST

PARALLEL PROTOCOL REQUEST messages (see table 52) are used to negotiate a synchronous data transfer agreement, a wide data transfer agreement, and set the protocol options between two SCSI devices.

Table 52 - PARALLEL PROTOCOL message format

Bit Byte	7	6	5	4	3	2	1	0
0		EXTENDED MESSAGE (01h)						
1	EXTENDED MESSAGE LENGTH (06h)							
2	PARALLEL PROTOCOL REQUEST (04h)							
3	TRANSFER PERIOD FACTOR							
4	RESERVED							
5	REQ/ACK OFFSET							
6	TRANSFER WIDTH EXPONENT (m)							
7	RESERVED QAS_REQ DT_REQ IU_REQ			IU_REQ				

The PERIOD FACTOR field is defined in table 53.

Table 53 - TRANSFER PERIOD FACTOR field

Code	Description
00h-08h	Reserved (note 1)
09h	Transfer period equals 12.5ns (note 2). This code is only valid if the PROTOCOL OPTIONS field has a value selected that supports double-transition data transfers.
0Ah	Transfer period equals 25ns (note 3)
0Bh	Transfer period equals 30,3ns (note 3)
0Ch	Transfer period equals 50ns (note 4)
0Dh-18h	Transfer period equals the period factor x 4 (note 4)
19h-31h	Transfer period equals the period factor x 4 (note 5)
32h-FFh	Transfer period equals the period factor x 4 (note 6)

#### note:

- 1 Faster timings may be allowed by future SCSI parallel interface standards.
- 2 Fast-80 data is latched every 12,5ns.
- 3 Fast-40 data is latched every 25ns or 30,3ns.
- 4 Fast-20 data is latched using a transfer period of less than or equal 96ns and greater than or equal to 50ns.
- 5 Fast-10 data is latched using a transfer period of less than or equal 196ns and greater than or equal 100ns.
- 6 Fast-5 data is latched using a transfer period of less than or equal 1020ns and greater than or equal to 200ns

For ST synchronous data transfer the REQ/ACK OFFSET is the maximum number of REQ assertions allowed to be outstanding before a corresponding ACK assertion is received at the target. The size of a data transfer may be 1 or 2 bytes depending on the values in the transfer width exponent field.

For DT synchronous data transfer the REQ/ACK OFFSET is the maximum number of REQ transitions allowed to be outstanding before a corresponding ACK transition is received at the target. The size of a data transfer shall be 2 bytes.

# See 4.7 for an explanation of the differences between DT and ST data transfers.

The REQ/ACK OFFSET value is chosen to prevent overflow conditions in the device's reception buffer and offset counter. A REQ/ACK OFFSET value of zero shall indicate asynchronous data transfer mode and that the PERIOD FACTOR field and the PROTOCOL OPTIONS field shall be ignored; a value of FFh shall indicate unlimited REQ/ACK offset.

The TRANSFER WIDTH EXPONENT field defines the transfer width to be used during DATA IN phases, and DATA OUT phases. The transfer width that is established applies to all logical units on both SCSI devices. Valid transfer widths are 8 bits (m=00h) and 16 bits (m=01h) if all the protocol options bits are zero. The only valid transfer width is 16 bits (m=01h) if any of the protocol options bits are one. Transfer width exponent field values greater than 01h are reserved.

#### T10/1302D revision 7

The protocol options bits (IU\_REQ, DT\_REQ, and QAS\_REQ) are used by the originating SCSI device to indicate which the protocol options to be enabled. The responding SCSI device uses the protocol options bits to indicate which of the protocol options requested by the originating SCSI device the responding SCSI device has enabled.

An information units enable request bit (IU\_REQ) of zero indicates that information unit transfers are to be disabled shall not be used (i.e., data group transfers shall be enabled) when received from the originating SCSI device and that information unit transfers are not supported when received from the responding SCSI device. An IU\_REQ bit of one indicates that information unit transfers are to shall be enabled used when received from the originating SCSI device and that information unit transfers are supported when received from the responding SCSI device. If the IU\_REQ bit is changed from the previous agreement (i.e., zero to one or one to zero) as a result of a negotiation the target shall go to a BUS FREE phase on completion of the negotiation.

A DT enable request bit (DT\_REQ) of zero indicates that DT DATA phases are to be disabled when received from the originating SCSI device and that DT DATA phases are not supported when received from the responding SCSI device. An DT\_REQ bit of one indicates that DT DATA phases are to be enabled when received from the originating SCSI device and that DT DATA phases are supported when received from the responding SCSI device.

A QAS enable request bit (QAS\_REQ) of zero indicates that QAS is to be disabled when received from the originating SCSI device and that QAS is not supported when received from the responding SCSI device. An QAS\_REQ bit of one indicates that QAS is to be enabled when received from the originating SCSI device and that QAS is supported when received from the responding SCSI device.

Not all combinations of the protocol options bits are valid. Only the bit combinations defined in table 54 shall be allowed all other combinations are reserved.

QAS_REQ	DT_REQ	IU_REQ	Description
0	0	0	Use ST DATA IN and ST DATA OUT phases to transfer data
0	1	0	Use DT DATA IN and DT DATA OUT phases to transfer with data with pCRC group transfers
0	1	1	Use DT DATA IN and DT DATA OUT phases with information unit transfers
1	1	1	Use DT DATA IN and DT DATA OUT phases with information unit transfers and use QAS for arbitration

Table 54 - Valid protocol options bit combinations

A PARALLEL PROTOCOL REQUEST agreement applies to all logical units of the two SCSI devices that negotiated agreement. That is, if SCSI device A, acting as an initiator negotiates a data transfer agreement with SCSI device B (a target), then the same data transfer agreement applies to SCSI devices A and B even if SCSI device B changes to an initiator.

A data transfer agreement only applies to the two SCSI devices that negotiate the agreement. Separate data transfer agreements are negotiated for each pair of SCSI devices. The data transfer agreement only applies to DATA phases and information unit transfers.

A PARALLEL PROTOCOL REQUEST message exchange shall be initiated by a SCSI device whenever a previously arranged parallel protocol agreement may have become invalid. The agreement becomes

invalid after any condition that may leave the parallel protocol agreement in an indeterminate state such as:

- a) after a hard reset:
- b) after a TARGET RESET message;
- c) after a power cycle;
- d) after a change in the transceiver mode (e.g., LVD mode to SE mode).

Any condition that leaves the data transfer agreement in an indeterminate state shall cause the SCSI device to enter an asynchronous, eight-bit wide data transfer mode with all the protocol options bits set to set to zero.

A SCSI device may initiate a PARALLEL PROTOCOL REQUEST message exchange whenever it is appropriate to negotiate a data transfer agreement. SCSI devices that are currently capable of supporting any of the PARALLEL PROTOCOL REQUEST options shall not respond to a PARALLEL PROTOCOL REQUEST message with a MESSAGE REJECT message.

Renegotiation after every selection is not recommended, since a significant performance impact is likely.

The PARALLEL PROTOCOL REQUEST message exchange establishes an agreement between the two SCSI devices;

- a) on the permissible periods and the REQ/ACK offsets for all logical units on the two SCSI devices. This agreement only applies to ST DATA IN phases, ST DATA OUT phases, DT DATA IN phases, and DT DATA OUT phases. All other phases shall use asynchronous transfers;
- b) on the width of the data path to be used for DATA phase transfers between two SCSI devices. This agreement only applies to ST DATA IN phases, ST DATA OUT phases, DT DATA IN phases, and DT DATA OUT phases. All other information transfer phases shall use an eight-bit data path; and c) on the protocol option is to be used.

The originating SCSI device (the SCSI device that sends the first of the pair of PARALLEL PROTOCOL REQUEST messages) sets its values according to the rules above to permit it to receive data successfully. If the responding SCSI device is able to receive data successfully with these values (or smaller periods or larger REQ/ACK offsets or both), it returns the same values in its PARALLEL PROTOCOL REQUEST message. If it requires a larger period, a smaller REQ/ACK offset, or a smaller transfer width in order to receive data successfully, it substitutes values in its PARALLEL PROTOCOL REQUEST message as required, returning unchanged any value not required to be changed. Each SCSI device when transmitting data shall respect the negotiated limits set by the other's PARALLEL PROTOCOL REQUEST message, but it is permitted to transfer data with larger periods, smaller synchronous REQ/ACK offsets, or both. The completion of an exchange of PARALLEL PROTOCOL REQUEST messages implies an agreement as shown in table 55.

If the responding SCSI device does not support the selected protocol option it shall clear as many bits as required to set the protocol option field to a legal value that it does support.

Table 55 - PARALLEL PROTOCOL REQUEST messages implied agreements

Table 33 - FARALLEL FROTOCOL REGULOT messages implied agreements			
Responding SCSI device PARALLEL PROTOCOL REQUEST response	Implied agreement		
Non-zero REQ/ACK offset	Synchronous transfer (i.e., Each SCSI device transmits data with a period equal to or greater than and a REQ/ACK offset equal to or less than the negotiated values received in the responding SCSI device's PPR message).		
REQ/ACK offset equal to zero	Asynchronous transfer		
Non-zero TRANSFER WIDTH EXPONENT	Wide transfer (i.e., the initiator and the target transmit data with a transfer width equal to the responding device's transfer width). If the initiating SCSI device does not support the responding SCSI device's TRANSFER WIDTH EXPONENT then the initiating SCSI device shall MESSAGE REJECT the PARALLEL PROTOCOL REQUEST message (see 16.2.15.1 and 16.2.15.2).		
TRANSFER WIDTH equal to zero	Eight-bit data		
protocol options equal to 0h and transfer period factor equal to 9h	Eight-bit/asynchronous data transfer with PROTOCOL OP- TIONS field set to 0h		
IU_REQ, DT_REQ, and QAS_REQ equal to zero	ST DATA IN and ST DATA OUT phases to transfer data		
DT_REQ equal to one	DT DATA IN and DT DATA OUT phases to transfer data with iuCRC		
IU_REQ, and DT_REQ equal to one	DT DATA IN and DT DATA OUT phases with information units		
IU_REQ, DT_REQ, and QAS_REQ equal to one	DT DATA IN and DT DATA OUT phases with information units and use QAS for arbitration		
MESSAGE REJECT message	Eight-bit/asynchronous data transfer with protocol options field set to 0h		
Parity error (on responding message)	Eight-bit/asynchronous data transfer with PROTOCOL OP- TIONS field set to 0h		
Unexpected bus free (as a result of the responding message)	Eight-bit/asynchronous data transfer with PROTOCOL OP-TIONS field set to 0h		
No response	Eight-bit/asynchronous data transfer with protocol options field set to 0h		

If there is an unrecoverable parity error on the initial PARALLEL PROTOCOL REQUEST message (see 10.9.1 and 10.9.2) the initiating SCSI device shall retain its previous data transfer mode and protocol options. If there is an unexpected bus free on the initial PARALLEL PROTOCOL REQUEST message the initiating SCSI device shall retain its previous data transfer mode and protocol options.

I

### 16.2.9.1 Target initiated PARALLEL PROTOCOL REQUEST negotiation

If the target recognizes that PARALLEL PROTOCOL REQUEST negotiation is required, it sends a PARALLEL PROTOCOL REQUEST message to the initiator.

The initiator shall create an attention condition on the last byte of the PARALLEL PROTOCOL REQUEST message from the target and the initiator shall respond with its PARALLEL PROTOCOL REQUEST message, MESSAGE PARITY ERROR message, or with a MESSAGE REJECT message.

If an abnormal condition prevents the initiator from responding with a PARALLEL PROTOCOL REQUEST message or with a MESSAGE REJECT message then both SCSI devices shall use the eight-bit/asynchronous data transfer mode with all the protocol options bits set zero to indicate ST DATA IN and ST DATA OUT phases between the two SCSI devices.

Following an initiator's responding PARALLEL PROTOCOL REQUEST message, an implied agreement for data transfers operation shall not be considered to exist until the target leaves the MESSAGE OUT phase, indicating that the target has accepted the negotiation.

If the target does not support any of the initiator's responding PARALLEL PROTOCOL REQUEST message's values the target shall switch to a MESSAGE IN phase and the first message shall be a MESSAGE REJECT message. In this case the implied agreement shall be considered to be negated and both SCSI devices shall use the eight-bit/asynchronous data transfer mode with all the protocol options bits set zero to indicate ST DATA IN and ST DATA OUT phases for data transfers between the two SCSI devices.

If a parity error occurs, the implied agreement shall be reinstated if a retransmission of a subsequent pair of messages is successfully accomplished. After a vendor-specific number of retry attempts (greater than zero), if the target continues to receive parity errors, it shall terminate the retry activity. This is done by the target causing an unexpected bus free. The initiator shall accept such action as aborting the PARALLEL PROTOCOL REQUEST negotiation, and both SCSI devices shall use the eight-bit/asynchronous data transfer mode with all the protocol options bits set zero to indicate ST DATA IN and ST DATA OUT phases for data transfers between the two SCSI devices.

## 16.2.9.2 Initiator initiated PARALLEL PROTOCOL REQUEST negotiation

If the initiator recognizes that PARALLEL PROTOCOL REQUEST negotiation is required, it creates an attention condition and sends a PARALLEL PROTOCOL REQUEST message to begin the negotiating process. After successfully completing the MESSAGE OUT phase, the target shall respond with a PARALLEL PROTOCOL REQUEST message or a MESSAGE REJECT message.

If an abnormal condition prevents the target from responding with a PARALLEL PROTOCOL REQUEST message or with a MESSGE REJECT message then both SCSI devices shall use the eight-bit/asynchronous data transfer mode with all the protocol options bits set zero to indicate ST DATA IN and ST DATA OUT phases between the two SCSI devices.

Following a target's responding PARALLEL PROTOCOL REQUEST message, an implied agreement for data transfers shall not be considered to exist until;

- a) the initiator receives the last byte of the PARALLEL PROTOCOL REQUEST message and parity is valid; and
- b) the target does not detect an attention condition on the last byte of the PARALLEL PROTOCOL REQUEST message.

If the initiator does not support the target's responding PARALLEL PROTOCOL REQUEST message's values the initiator shall create an attention condition and the first message shall be a MESSAGE REJECT message.

#### T10/1302D revision 7

If during the PARALLEL PROTOCOL REQUEST message the initiator creates an attention condition and the first message of the MESSAGE OUT phase is either a MESSAGE PARITY ERROR or MESSAGE REJECT message the data transfers shall be considered to be negated by both SCSI devices. In this case, both SCSI devices shall use the go to eight-bit/asynchronous data transfer mode with all the protocol options bits set zero to indicate ST DATA IN and ST DATA OUT phases for data transfers between the two devices.

### **16.2.10 QAS REQUEST**

The QAS REQUEST message is sent from a target that has QAS enabled to begin a QAS phase (see 10.2.2).

#### **16.2.11 RESTORE POINTERS**

The RESTORE POINTERS message is sent from a target to direct the initiator to copy the most recently saved command, data, and status pointers for the task to the corresponding active pointers. The command and status pointers shall be restored to the beginning of the present command and status areas. The data pointer shall be restored to the value at the beginning of the data area in the absence of a SAVE DATA POINTER message or to the value at the point at which the last SAVE DATA POINTER message occurred for that task.

When information unit transfers are enabled there is an implied restore pointers. For more information on this see <u>14</u> and 14.2.3.

#### **16.2.12 SAVE DATA POINTER**

The SAVE DATA POINTER message is sent from a target to direct the initiator to copy the current data pointer to the saved data pointer for the current task.

## 16.2.13 SYNCHRONOUS DATA TRANSFER REQUEST

SYNCHRONOUS DATA TRANSFER REQUEST (SDTR) messages (see table 56) are used to negotiate a synchronous data transfer agreement between two SCSI devices.

Bit 7 5 1 6 4 3 2 0 **Byte** 0 EXTENDED MESSAGE (01h) 1 EXTENDED MESSAGE LENGTH (03h) 2 SYNCHRONOUS DATA TRANSFER REQUEST (01h) 3 TRANSFER PERIOD FACTOR 4 **REQ/ACK OFFSET** 

Table 56 - SYNCHRONOUS DATA TRANSFER message format

The TRANSFER PERIOD FACTOR field is defined in table 57.

Table 57 - TRANSFER PERIOD FACTOR field

Code	Description
00h-09h	Reserved (note 1)
0Ah	transfer period equals 25ns (note 2)
0Bh	transfer period equals 30,3ns (note 2)
0Ch	transfer period equals 50ns (note 3)
0Dh-18h	transfer period equals the transfer period factor * 4 (note 3)
19h-31h	transfer period equals the transfer period factor * 4 (note 4)
32h-FFh	transfer period equals the transfer period factor * 4 (note 5)

#### note:

- 1 Faster timings may be allowed by future SCSI parallel interface standards.
- 2 Fast-40 data transfer rates that have a period equal to 25ns or 30,3ns.
- 3 Fast-20 data transfer rates that have a period of less than or equal to 96ns and greater than or equal to 50ns.
- 4 Fast-10 data transfer rates that have a period of less than or equal to 196ns and greater than or equal to 100ns.
- 5 Fast-5 data transfer rates that have a period of less than or equal to 1020ns and greater than or equal to 200ns.

The REQ/ACK OFFSET is the maximum number of REQ assertions allowed to be outstanding before a corresponding ACK assertion is received at the target. The size of a data transfer may be 1 or 2 bytes depending on what values, if any, have been previously negotiated through an exchange of WIDE DATA TRANSFER REQUEST messages or PPR massages. The REQ/ACK OFFSET value is chosen to prevent overflow conditions in the device's reception buffer and offset counter. A REQ/ACK OFFSET value of zero shall indicate asynchronous data transfer mode and that the TRANSFER PERIOD FACTOR field shall be ignored; a value of FFh shall indicate unlimited REQ/ACK offset.

An SDTR agreement applies to all logical units of the two SCSI devices that negotiated agreement. That is, if SCSI device A, acting as an initiator negotiates a synchronous data transfer agreement with SCSI device B (a target), then the same data transfer agreement applies to SCSI devices A and B even if SCSI device B changes to an initiator.

A synchronous data transfer agreement only applies to the two SCSI devices that negotiate the agreement. Separate synchronous data transfer agreements are negotiated for each pair of SCSI devices. The synchronous data transfer agreement only applies to DATA phases.

An SDTR message exchange shall be initiated by a SCSI device whenever a previously arranged synchronous data transfer agreement may have become invalid. The agreement becomes invalid after any condition that may leave the data transfer agreement in an indeterminate state such as:

- a) after a hard reset;
- b) after a TARGET RESET message;
- c) after a power cycle and;
- d) after a change in the transceiver mode (e.g., LVD mode to MSE mode).

#### T10/1302D revision 7

Any condition that leaves the data transfer agreement in an indeterminate state shall cause the SCSI device to enter an asynchronous data transfer mode.

A SCSI device may initiate an SDTR message exchange whenever it is appropriate to negotiate a new data transfer agreement (either synchronous or asynchronous). SCSI devices that are capable of synchronous data transfers shall not respond to an SDTR message with a MESSAGE REJECT message.

Renegotiation after every selection is not recommended, since a significant performance impact is likely.

The SDTR message exchange establishes the permissible transfer periods and the REQ/ACK offsets for all logical units on the two SCSI devices. This agreement only applies to ST DATA IN phases and ST DATA OUT phases. COMMAND, MESSAGE, and STATUS phases shall use asynchronous transfers.

The originating SCSI device (the SCSI device that sends the first of the pair of SDTR messages) sets its values according to the rules above to permit it to receive data successfully. If the responding SCSI device is able to also receive data successfully with these values (or smaller transfer periods or larger REQ/ACK offsets or both), it returns the same values in its SDTR message. If it requires a larger transfer period, a smaller REQ/ACK offset, or both in order to receive data successfully, it substitutes values in its SDTR message as required, returning unchanged any value not required to be changed. Each SCSI device when transmitting data shall respect the negotiated limits set by the other's SDTR message, but it is permitted to transfer data with larger transfer periods, smaller synchronous REQ/ACK offsets, or both. The completion of an exchange of SDTR messages implies an agreement as shown in table 58.

Responding SCSI device SDTR response	Implied agreement
Non-zero REQ/ACK offset	Synchronous transfer (i.e.,Each SCSI device transmits data with a transfer period equal to or greater than, and a REQ/ACK offset equal to or less than, the values received in the other device's SDTR message) with ST DATA IN and ST DATA OUT phases. This is equivalent to protocol options of 0h in the PARALLEL PROTOCOL REQUEST message.
REQ/ACK offset equal to zero	Asynchronous transfer
MESSAGE REJECT message	Asynchronous transfer
Parity error (on responding message)	Asynchronous transfer
Unexpected bus free (as a result of the responding message)	Asynchronous transfer
No response	Asynchronous transfer

Table 58 - SDTR messages implied agreements

If there is an unrecoverable parity error on the initial SDTR message (see <u>10.9.1</u> and <u>10.9.2</u>) the initiating SCSI device shall retain its previous data transfer mode. If there is an unexpected bus free on the initial SDTR message the initiating SCSI device shall retain its previous data transfer mode.

# 16.2.13.1 Target initiated SDTR negotiation

If the target recognizes that SDTR negotiation is required, it sends an SDTR message to the initiator.

The initiator shall create an attention condition on the last byte of the SDTR message from the target, and the initiator shall respond with its SDTR message, MESSAGE PARITY ERROR message, or with a

MESSAGE REJECT message.

If an abnormal condition prevents the initiator from responding with a SDTR message or with a MESSGE REJECT message then both devices shall return to asynchronous data transfer mode for data transfers between the two SCSI devices.

Following an initiator 's responding SDTR message, an implied agreement for synchronous operation shall not be considered to exist until the target leaves MESSAGE OUT phase, indicating that the target has accepted the SDTR negotiation.

If the target does not support any of the initiator's responding SDTR message's values the target shall switch to a MESSAGE IN phase and the first message shall be a MESSAGE REJECT message. In this case the implied agreement shall be considered to be negated and both SCSI devices shall use the asynchronous data transfer mode for data transfers between the two SCSI devices.

If a parity error occurs, the implied agreement shall be reinstated if a retransmission of a subsequent pair of messages is successfully accomplished. After a vendor-specific number of retry attempts (greater than zero), if the target continues to receive parity errors, it shall terminate the retry activity. This is done by the target causing an unexpected bus free. The initiator shall accept such action as aborting the SDTR negotiation, and both SCSI devices shall go to asynchronous data transfer mode for data transfers between the two SCSI devices.

## 16.2.13.2 Initiator initiated SDTR negotiation

If the initiator recognizes that SDTR negotiation is required, it creates an attention condition and sends a SDTR message to begin the negotiating process. After successfully completing the MESSAGE OUT phase, the target shall respond with the SDTR message or a MESSAGE REJECT message.

If an abnormal condition prevents the target from responding with a SDTR message or with a MESSGE REJECT message then both SCSI devices shall go to asynchronous data transfer mode for data transfers between the two SCSI devices.

Following a target's responding SDTR message, an implied agreement for synchronous data transfers shall not be considered to exist until;

- a) the initiator receives the last byte of the SDTR message and parity is valid; and
- b) the target does not detect an attention condition on the last byte of the SDTR message.

If the initiator does not support the target's responding SDTR message's values the initiator shall create an attention condition and the first message shall be a MESSAGE REJECT message.

If during the SDTR message the initiator creates an attention condition and the first message out is either MESSAGE PARITY ERROR or MESSAGE REJECT the synchronous operation shall be considered to be negated by both the initiator and the target. In this case, both SCSI devices shall go to asynchronous data transfer mode for data transfers between the two SCSI devices.

## **16.2.14 TASK COMPLETE**

The TASK COMPLETE message is sent from a target to an initiator to indicate that a task has completed and that valid status has been sent to the initiator when information unit transfers are disabled.

After successfully sending this message the target shall go to the BUS FREE phase by releasing the BSY signal. The target shall consider the message transmission to be successful when there is no attention condition on the TASK COMPLETE message.

The task may have completed successfully or unsuccessfully as indicated in the status.

# **16.2.15 WIDE DATA TRANSFER REQUEST**

WIDE DATA TRANSFER REQUEST (WDTR) messages (see table 59) are used to negotiate a wide data transfer agreement between two SCSI devices.

Bit 7 6 5 4 3 2 1 0 **Byte** 0 EXTENDED MESSAGE (01h) 1 EXTENDED MESSAGE LENGTH (02h) 2 WIDE DATA TRANSFER REQUEST (03h) 3 TRANSFER WIDTH EXPONENT (m)

Table 59 - WIDE DATA TRANSFER message format

The TRANSFER WIDTH EXPONENT field defines the transfer width to be used during ST DATA IN phases and ST DATA OUT phases. The transfer width that is established applies to all logical units on both SCSI devices. Valid transfer widths are 8 bits (m=00h) and 16 bits (m=01h). A transfer WIDTH EXPONENT FIELD value of 02h is obsolete and values greater than 02h are reserved.

A WDTR agreement applies to all logical units of the two SCSI devices that negotiated agreement. That is, if SCSI device A, acting as an initiator negotiates a wide data transfer agreement with SCSI device B (a target), then the same transfer width agreement applies to SCSI devices A and B even if SCSI device B changes to an initiator.

A wide data transfer agreement only applies to the two SCSI devices that negotiate the agreement. Separate wide transfer agreements are negotiated for each pair of SCSI devices. The wide data transfer agreement only applies to DATA phases.

A WDTR message exchange shall be initiated by a SCSI device whenever a previously arranged wide transfer agreement may have become invalid. The agreement becomes invalid after any condition that may leave the wide transfer agreement in an indeterminate state such as:

- a) after a hard reset;
- b) after a TARGET RESET message; and
- c) after a power cycle;
- d) after a change in the transceiver mode (e.g., LVD mode to MSE mode).

Any condition that leaves the data transfer agreement in an indeterminate state shall cause the SCSI device to enter an eight-bit wide data transfer mode.

A SCSI device may initiate a WDTR message exchange whenever it is appropriate to negotiate a new wide transfer agreement. SCSI devices that are capable of wide data transfers (greater than 8 bits) shall not respond to a WDTR message with a MESSAGE REJECT message.

Renegotiation after every selection is not recommended, since a significant performance impact is likely.

The WDTR message exchange establishes an agreement between the two SCSI devices on the width of the data path to be used for DATA phase transfers between two SCSI devices. This agreement only applies to ST DATA IN phases and ST DATA OUT phases. All other information transfer phases, except DT DATA phases, shall use an eight-bit data path.

If a SCSI device implements both wide data transfer option and synchronous data transfer option and uses the SDTR and WDTR messages, then it shall negotiate the wide data transfer agreement prior to negotiating the synchronous data transfer agreement. If a synchronous data transfer agreement is in effect, then:

- a) if a WDTR message is rejected with a MESSAGE REJECT message the prior synchronous data transfer agreement shall remain intact;
- b) If a WDTR message fails for any other reason the prior synchronous data transfer agreement shall remain intact; or
- c) if a WDTR message is not rejected with a MESSAGE REJECT message a WDTR message shall reset the synchronous data transfer agreement to asynchronous mode and any protocol option bits (see 16.2.9) shall be set to zero.

The originating SCSI device (the SCSI device that sends the first of the pair of WDTR messages) sets its transfer width value to the maximum data path width it elects to accommodate. If the responding SCSI device is able to also accommodate this transfer width, it returns the same value in its WDTR message. If it requires a smaller transfer width, it substitutes the smaller value in its WDTR message. The successful completion of an exchange of WDTR messages implies an agreement as shown in table 60.

Responding SCSI device WDTR response	Implied agreement
Non-zero TRANSFER WIDTH EXPONENT	Wide transfer (i.e., the initiator and the target transmit data with a transfer width equal to the responding device's transfer width). If the initiating SCSI device does not support the responding SCSI device's TRANSFER WIDTH EXPONENT then the initiating SCSI device shall MESSAGE REJECT the WDTR message (see 16.2.15.1 and 16.2.15.2).
TRANSFER WIDTH equal to zero	Eight-bit data transfer
MESSAGE REJECT message	Eight-bit data transfer
Parity error (on responding message)	Eight-bit data transfer
Unexpected bus free (as a result of the responding message)	Eight-bit data transfer
No response	Eight-bit data transfer

Table 60 - WDTR messages implied agreements

If there is an unrecoverable parity error on the initial WDTR message (see <u>10.9.1</u> and <u>10.9.2</u>) the initiating SCSI device shall retain its previous data transfer mode. If there is an unexpected bus free on the initial WDTR message the initiating SCSI device shall retain its previous data transfer mode.

### 16.2.15.1 Target initiated WDTR negotiation

If the target recognizes that WDTR negotiation is required, it sends a WDTR message to the initiator.

The initiator shall create an attention condition on the last byte of the WDTR message from the target, and the initiator shall respond with its WDTR message, MESSAGE PARITY ERROR message, or with a MESSAGE REJECT message.

If an abnormal condition prevents the initiator from responding with a WDTR message or with a MESSAGE REJECT message then both SCSI devices shall go to eight-bit data transfer mode for data transfers

#### T10/1302D revision 7

between the two SCSI devices.

Following an initiator's responding WDTR message, an implied agreement for wide data transfers operation shall not be considered to exist until the target leaves the MESSAGE OUT phase, indicating that the target has accepted the negotiation.

If the target does not support the initiator's responding TRANSFER WIDTH EXPONENT the target shall switch to a MESSAGE IN phase and the first message shall be a MESSAGE REJECT message. In this case the implied agreement shall be considered to be negated and both SCSI devices shall use the eight-bit data transfer mode for data transfers between the two SCSI devices. Any prior synchronous data transfer agreement shall remain intact.

If a parity error occurs, the implied agreement shall be reinstated if a retransmission of a subsequent pair of messages is successfully accomplished. After a vendor-specific number of retry attempts (greater than zero), if the target continues to receive parity errors, it shall terminate the retry activity. This is done by the target causing an unexpected bus free. The initiator shall accept such action as aborting the WDTR negotiation, and both SCSI devices shall go to eight-bit data transfer mode for data transfers between the two SCSI devices. Any prior synchronous data transfer agreement shall remain intact.

#### 16.2.15.2 Initiator initiated WDTR negotiation

If the initiator recognizes that WDTR negotiation is required, it creates an attention condition and sends a WDTR message to begin the negotiating process. After successfully completing the MESSAGE OUT phase, the target shall respond with a WDTR message or a MESSAGE REJECT message.

If an abnormal condition prevents the target from responding with a WDTR message or with a MESSGE REJECT message then both SCSI devices shall go to eight-bit transfer mode for data transfers between the two SCSI devices.

Following a target's responding WDTR message, an implied agreement for wide data transfers shall not be considered to exist until;

- a) the initiator receives the last byte of the WDTR message and parity is valid; and
- b) the target does not detect an attention condition before the ACK signal is released on the last byte
- of the WDTR message.

If the initiator does not support the target's responding TRANSFER WIDTH EXPONENT the initiator shall create an attention condition and the first message shall be a MESSAGE REJECT message.

If during the WDTR message the initiator creates an attention condition and the first message of the MESSAGE OUT phase is either a MESSAGE PARITY ERROR or MESSAGE REJECT message the wide data transfers shall be considered to be negated by both SCSI devices. In this case, both SCSI devices shall use the eight-bit data transfer mode for data transfers between the two devices.

## 16.3 Task attribute messages

Two byte task attribute messages are used to specify an identifier, called a tag, for a task that establishes the I\_T\_L\_Q nexus. The TAG field is an 8-bit unsigned integer assigned by the application client and sent to the initiator in the send SCSI command request (see 19.2.1). The tag for every task for each I\_T\_L nexus shall be uniquely assigned by the application client. There is no requirement for the task manager to check whether a tag is currently in use for another I\_T\_L nexus. If the task manager checks the tag value and receives a tag that is currently in use for the I\_T\_L nexus, then it shall respond as defined in 17.2. A tag becomes available for reassignment when the task ends. The numeric value of a tag is arbitrary, providing there are no outstanding duplicates, and shall not affect the order of execution.

For each logical unit on each target, each application client has up to 256 tags to assign to tasks. Thus a

target with eight logical units could have up to 14 336 tasks concurrently in existence if there were seven initiators on the bus.

Whenever an initiator does a physical connection to a target, the appropriate task attribute message shall be sent immediately following the IDENTIFY message to establish the I\_T\_L\_Q nexus for the task. Only one I\_T\_L\_Q nexus may be established during an initial connection or physical reconnection. If a task attribute message is not sent, then only an I\_T\_L nexus is established for the task (i.e., an untagged command).

Whenever a target does a physical reconnection to an initiator to continue a tagged task, the SIMPLE QUEUE message shall be sent immediately following the IDENTIFY message to resume the I\_T\_L\_Q nexus for the task. Only one I\_T\_L\_Q nexus may occur during a physical reconnection. If the SIMPLE TAG message is not sent, then only an I\_T\_L nexus occurs for the task (i.e., an untagged command).

If a target attempts to do a physical reconnection using an invalid tag, then the initiator should create an attention condition. After the corresponding MESSAGE OUT phase the initiator shall respond with an ABORT TASK message.

If a target does not implement tagged queuing and a queue tag message is received the target shall switch to a MESSAGE IN phase with a MESSAGE REJECT message and accept the task as if it were untagged provided there are no outstanding untagged tasks from that initiator.

See SCSI Architecture Model-2 standard for the task set management rules.

Table 61 - Task attribute message codes

Code	Support		Message Name	Dire	ction	Clear Attention
	Initiator	Target		Conditio		Condition
24h	0	0	ACA		Out	Not required
21h	О	Q	HEAD OF QUEUE		Out	Not required
0Ah	0	0	LINKED COMMAND COMPLETE	In		n/a
0Bh	0	0	Obsolete			
22h	Q	Q	ORDERED		Out	Not required
20h	Q	Q	SIMPLE	In	Out	Not required

Key: M=Mandatory support, O=Optional support, Q=Mandatory if tagged queuing is implemented In=Target to initiator, Out=Initiator to target

Yes=Initiator shall clear the attention condition before last ACK of message.

Not required=Initiator may or may not clear the attention condition before last ACK of message (see 12.1).

n/a=Not applicable

\*\*\*=Extended message

#### 16.3.1 ACA

See table 62 for the format of the ACA message.

Table 62 - ACA message format

Bit Byte	7	6	5	4	3	2	1	0		
0		MESSAGE CODE (24h)								
1		TAG (00h-FFh)								

The ACA message specifies that the task shall be placed in the task set as an ACA task. The rules used by the task manager to handle ACA tasks within a task set are defined in the SCSI Architecture Model-2 standard.

### 16.3.2 HEAD OF QUEUE

See table 63 for the format of the HEAD OF QUEUE message.

Table 63 - HEAD OF QUEUE message format

Bit Byte	7	6	5	4	3	2	1	0		
0		MESSAGE CODE (21h)								
1				TAG (00	h-FFh)					

The HEAD OF QUEUE message specifies that the task shall be placed in the task set as a HEAD OF QUEUE task. The rules used by the device server to handle HEAD OF QUEUE tasks within a task set are defined in the SCSI Architecture Model-2 standard.

### **16.3.3 LINKED COMMAND COMPLETE**

The LINKED COMMAND COMPLETE message is sent from a target to an initiator to indicate that a linked command has completed and that status has been sent. The initiator shall then set the pointers to the initial state for the next linked command.

#### **16.3.4 ORDERED**

See table 64 for the format of the ORDERED message.

Table 64 - ORDERED message format

Bit Byte	7	6	5	4	3	2	1	0		
0		MESSAGE CODE (22h)								
1				TAG (00	h-FFh)					

The ORDERED message specifies that the task shall be placed in the task set as an ORDERED task. The

rules used by the task manager to handle ORDERED tasks within a task set are defined in the SCSI Architecture Model-2 standard.

#### 16.3.5 SIMPLE

See table 65 for the format of the SIMPLE message.

Table 65 - SIMPLE message format

Bit Byte	7	6	5	4	3	2	1	0		
0		MESSAGE CODE (20h)								
1		TAG (00h-FFh)								

The SIMPLE message specifies that the task shall be placed in the task set as a SIMPLE task. The rules used by the task manager to handle SIMPLE tasks within a task set are defined in the SCSI Architecture Model-2 standard.

### 16.3.6 Task management messages

Table 66 - Task management message codes

Code	Support		Message Name		ction	
	Initiator	Target				Attention Condition
0Dh	Q	Q	ABORT TASK		Out	Yes
06h	0	М	ABORT TASK SET		Out	Yes
16h	0	0	CLEAR ACA		Out	Not required
0Eh	Q	Q	CLEAR TASK SET		Out	Yes
17h	0	0	LOGICAL UNIT RESET (Note)		Out	Yes
0Ch	0	М	TARGET RESET		Out	Yes
11h	0	0	Obsolete			

Key: M=Mandatory support, O=Optional support, Q=Mandatory if tagged queuing is implemented In=Target to initiator, Out=Initiator to target

Yes=Initiator shall clear the attention condition before last ACK of message.

Not required=Initiator may or may not clear the attention condition before last ACK of message (see 12.1).

n/a=Not applicable

\*\*\*=Extended message

Note-The LOGICAL UNIT RESET message is mandatory if hierarchical addressing (see SCSI Controller Command Standard) is implemented by the target.

#### **16.3.7 ABORT TASK**

The ABORT TASK message is defined in the SCSI Architecture Model-2 standard.

#### T10/1302D revision 7

In addition to the requirements in the SCSI Architecture Model-2 standard the target shall go to the BUS FREE phase following the successful receipt of the ABORT TASK message.

If only an I\_T nexus has been established, the target shall go to the BUS FREE phase. No status or message shall be sent for the current task and no pending data, status, or tasks are affected.

NOTE 32 - The ABORT TASK message in the case of only an I\_T nexus is useful to an initiator that is not able to get an IDENTIFY message through to the target due to parity errors and just needs to end the current task. Any pending data, status, or tasks for the I\_T nexus are not affected. It is not possible to abort an I\_T nexus on a physical reconnection because of item (f) 12.1.

On a physical reconnection, the ABORT TASK message aborts the current task if it is fully identified. If the current task is not fully identified (i.e. an I\_T\_L nexus exists, but the target is doing a physical reconnecting for an I\_T\_L\_Q nexus), then the current task is not aborted and the target goes to the BUS FREE phase.

NOTE 33 - A nexus may not be fully identified on a physical reconnection if an attention condition is created during the IDENTIFY message and the target has any tagged tasks for that initiator on that logical unit.

It is not an error to issue this message to an I\_T\_L or I\_T\_L\_Q nexus that does not have any pending tasks.

#### 16.3.8 ABORT TASK SET

The ABORT TASK SET message is defined in the SCSI Architecture Model-2 standard.

In addition to the requirements in the SCSI Architecture Model-2 standard the target shall go to the BUS FREE phase following the successful receipt of the ABORT TASK SET message.

If only an I\_T nexus has been established, the target shall switch to a BUS FREE phase. No status or message shall be sent for the current task and no pending data, status, or tasks are affected.

The ABORT TASK SET message in the case of only an I\_T nexus is useful to an initiator that is not able to send an IDENTIFY message through to the target due to parity errors and just needs to end the current task or task management function.

It is not an error to issue this message to an I T L nexus that does not have any pending or current tasks.

### **16.3.9 CLEAR ACA**

The CLEAR ACA message is defined in the SCSI Architecture Model-2 standard.

On receipt of a CLEAR ACA message the task manager, in addition to clearing the ACA condition, shall continue processing the current task.

It is not an error to issue a CLEAR ACA message when no ACA condition is in effect.

#### 16.3.10 CLEAR TASK SET

The CLEAR TASK SET message is defined in the SCSI Architecture Model-2 standard.

In addition to the requirements in the SCSI Architecture Model-2 standard the target shall go to the BUS FREE phase following the successful receipt of the CLEAR TASK SET message.

#### **16.3.11 LOGICAL UNIT RESET**

The LOGICAL UNIT RESET message is defined in the SCSI Architecture Model-2 standard.

If only an I\_T nexus has been established the LOGICAL UNIT RESET shall be performed as if it were a TARGET RESET.

In addition to the requirements in the SCSI Architecture Model-2 standard the target shall go to the BUS FREE phase following the successful receipt of the LOGICAL UNIT RESET message.

### **16.3.12 TARGET RESET**

The TARGET RESET message is defined in the SCSI Architecture Model-2 standard.

In addition to the requirements in the SCSI Architecture Model-2 standard the target, following the successful receipt of the TARGET RESET message shall go to the BUS FREE phase.

# 17 Command processing considerations and exception conditions

The following subclauses describe some aspects of command processing, including exception conditions and error handling that are specific to this standard.

# 17.1 Asynchronous event notification

Notification of an asynchronous event is performed using the SEND command with the AER bit set to one. The information identifying the condition being reported shall be returned during the data out delivery phase of the SEND command (see SCSI Primary Commands-2 Standard).

An error condition or unit attention condition shall be reported once per occurrence of the event causing it. The target may choose to use an asynchronous event notification or to return CHECK CONDITION status on a subsequent command, but not both. Notification of command-related error conditions shall be sent only to the initiator that requested the task.

The asynchronous event notification protocol may be used to notify processor devices that a system resource has become available. If a target chooses to use this method, the sense key in the sense data sent to the processor device shall be set to UNIT ATTENTION.

The asynchronous event notification protocol shall be used only with SCSI devices that return processor device type with an AERC bit of one in response to an INQUIRY command. The INQUIRY command should be sent to logical unit zero of each SCSI device responding to selection. This procedure shall be conducted prior to the first asynchronous event notification and shall be repeated whenever the device deems it appropriate or when an event occurs that may invalidate the current information. (See SYNCHRONOUS DATA TRANSFER REQUEST message (16.2.13) for examples of these events.)

Each SCSI device that returns processor device type with an AERC bit of one shall be issued a TEST UNIT READY command to determine that the SCSI device is ready to receive an asynchronous event notification. A SCSI device returning CHECK CONDITION status is issued a REQUEST SENSE command. This clears any pending unit attention condition. A SCSI device that returns processor device type with an AERC bit of one and returns GOOD status when issued a TEST UNIT READY command shall accept a SEND command with an AER bit of one.

NOTE 34 - A SCSI device that uses asynchronous event notification at initialization time should provide means to defeat these notifications. This may be done with a switch or jumper wire. Devices that implement saved parameters may alternatively save the asynchronous event notification permissions either on a per SCSI device basis or as a system wide option. In any case, a device conducts a survey with INQUIRY commands to be sure that the devices on the SCSI bus are appropriate destinations for SEND commands with an AER bit of one. (The devices on the bus or the SCSI ID assignments may have changed.)

See asynchronous event reporting in the SCSI Architecture Model-2 standard for more information on asynchronous event notification.

### 17.2 Incorrect initiator connection

An incorrect initiator connection occurs on a reselection if an initiator creates an attention condition during the MESSAGE IN phase that follows the RESELECTION phase and does not send an ABORT TASK SET, ABORT TASK, TARGET RESET, CLEAR TASK SET, DISCONNECT, or LOGICAL UNIT RESET message as one of the messages within the corresponding MESSAGE OUT phase.

A task manager that detects an incorrect initiator connection shall abort all tasks for the initiator and the associated logical unit and shall return CHECK CONDITION status for the task that caused the incorrect initiator connection. The sense key shall be set to ABORTED COMMAND and the additional sense code shall be set to OVERLAPPED COMMANDS ATTEMPTED with the additional sense code qualifier set to

the value of the duplicate tag.

NOTE 35 - An incorrect initiator connection may be indicative of a serious error and, if not detected, could result in a task operating with a wrong set of pointers. This is considered a catastrophic failure on the part of the initiator. Therefore, vendor-specific error recovery procedures may be required to guarantee the data integrity on the medium. The target may return additional sense data to aid in this error recovery procedure (e.g., sequential-access devices may return the residue of blocks remaining to be written or read at the time the second command was received).

# 17.3 Unexpected RESELECTION phase

An unexpected RESELECTION phase occurs if a target attempts to do a physical reconnect to a task for which a nexus does not exist. An initiator should respond to an unexpected RESELECTION phase by sending an ABORT TASK message.

# 18 SCSI management features for the SCSI parallel interface

There are a number of SCSI management features that interact with and place limitations on various operational characteristics of the SCSI parallel interface.

# 18.1 SCSI mode parameters

This clause describes the block descriptors and the pages used with MODE SELECT and MODE SENSE commands that influence, control and report the behavior of the SCSI parallel interface. All mode parameters not defined in this standard shall influence the behavior of the SCSI devices as specified in the appropriate command set document. The mode pages are addressed to the device server of a logical unit. The mode pages associated with the SCSI parallel interface are listed in table 67.

Page codeDescriptionClause02hDisconnect-reconnect page18.1.118hLogical Unit Control page18.1.219hPort Control page18.1.3

Table 67 - Mode page codes for the SCSI parallel interface

### 18.1.1 Disconnect-reconnect mode page

The disconnect-reconnect page (see table 68) provides the application client the means to tune the performance of the SCSI parallel interface. The following subclause defines the fields in the disconnect-reconnect mode page of the MODE SENSE or MODE SELECT command that are used by targets.

The application client passes the fields used to control the SCSI parallel interface to a device server by means of a MODE SELECT command. The device server then communicates the field values to the target. The field values are communicated from the device server to the target in a vendor specific manor.

SCSI parallel devices shall only use disconnect-reconnect page parameter fields defined below. If any other fields within the disconnect-reconnect page of the MODE SELECT command contain a non-zero value, the device server shall return CHECK CONDITION status for that MODE SELECT command. The sense key shall be set to ILLEGAL REQUEST and the additional sense code set to ILLEGAL FIELD IN PARAMETER LIST.

Table 68 - Disconnect-reconnect page (02h)

Bit Byte	7	6	5	4	3	2	1	0		
0	PS	RESERVED			PAGE CO	DE (02h)				
1				PAGE LEN	этн (0Eh)					
2				BUFFER F	ULL RATIO					
3				BUFFER EM	IPTY RATIO					
4	(MSB)		DUC INIACTIVITY LIMIT							
5			BUS INACTIVITY LIMIT (LSB)							
6	(MSB)		PHYSICAL DISCONNECT TIME LIMIT -							
7			PHYSICAL DISCONNECT TIME LIMIT							
8	(MSB)			CONNECT	TIME LIMIT					
9				CONNECT	THVIC CHVIII			(LSB)		
10	(MSB)			MAXIMUM E	RI IDST SIZE			_		
11				WAXIWOWL	JONOT SIZE			(LSB)		
12	EMDP		RESERVED		DIMM		DTDC			
13		RESERVED								
14				RESE	DVED.					
15		-		RESE	KVED					

The BUFFER FULL RATIO field and BUFFER EMPTY RATIO FIELD are used as described in the SCSI-3 Primary Commands Standard.

The BUS INACTIVITY LIMIT field indicates the maximum time in  $100~\mu s$  increments that the target is permitted to assert the BSY signal without a REQ/ACK handshake. If the bus inactivity limit is exceeded the target shall attempt to do a physical disconnect (see 16.2.1) if the initiator has granted the physical disconnect privilege (see 16.2.2) and it is not restricted by DTDC. This value may be rounded as defined in the SCSI Primary Commands-2 Standard. A value of zero indicates that there is no bus inactivity limit.

The PHYSICAL DISCONNECT TIME LIMIT field indicates the minimum time in 100  $\mu$ s increments that the target shall wait after releasing the SCSI bus before attempting a physical reconnection. This value may be rounded as defined in the SCSI Primary Commands-2 Standard. A value of zero indicates that there is no physical disconnect time limit.

The CONNECT TIME LIMIT field indicates the maximum time in 100 µs increments that the target is allowed to use the SCSI bus before doing a physical disconnect, if the initiator has granted the physical disconnect privilege (see 16.2.2) and it is not restricted by DTDC. This value may be rounded as defined in the SCSI Primary Commands-2 Standard. A value of zero indicates that there is no connect time limit.

The MAXIMUM BURST SIZE field indicates the maximum amount of data that the target shall transfer during a

#### T10/1302D revision 7

DATA phase before doing a physical disconnect if the initiator has granted the physical disconnect privilege (see 16.2.2). This value is expressed in increments of 512 bytes (e.g. a value of one means 512 bytes, two means 1024 bytes, etc.). A value of zero indicates there is no limit on the amount of data transferred per burst.

The enable modify data pointer (EMDP) bit indicates whether or not the initiator allows the MODIFY DATA POINTER message to be issued by the target. If the EMDP bit is a zero, the target shall not issue the MODIFY DATA POINTER message. If the EMDP bit is a one, the target is allowed to issue MODIFY DATA POINTER messages.

If the EMDP bit is a one and the initiator responds to a MODIFY DATA POINTER message with a MESSAGE REJECT, then the target shall return a CHECK CONDITION. The sense key shall be set to ABORTED COMMAND and the sense code shall be set to INVALID MESSAGE ERROR.

A disconnect immediate (DIMM) bit of zero indicates that the target may request DATA IN or DATA OUT phases following a COMMAND phase without attempting a physical disconnect (see 16.2.1). A DIMM bit of one indicates that the target shall attempt a physical disconnect (see 16.2.1) after a COMMAND phase and before a subsequent DATA IN or DATA OUT phase. The DIMM bit only applies when the initiator has granted the physical disconnect privilege (see 16.2.2).

The DATA TRANSFER DISCONNECT CONTROL (DTDC) field (see table 69) defines further restrictions on when a physical disconnect is permitted.

DTDC	Description
000b	DATA TRANSFER DISCONNECT CONTROL is not used. Physical disconnect is controlled by the other fields in this page.
001b	A target shall not attempt to do a physical disconnect once the data transfer of a command has started until all data the command is to transfer has been transferred. The connect time limit and bus inactivity limit are ignored during the data transfer.
010b	Reserved
011b	A target shall not attempt to do a physical disconnect once the data transfer of a command has started, until the command is complete. The connect time limit and bus inactivity limit are ignored once data transfer has started.
100b-111b	Reserved

Table 69 - DATA TRANSFER DISCONNECT CONTROL

If DTDC is non-zero and the maximum burst size is non-zero, the target shall return a CHECK CONDITION status. The sense key shall be set to ILLEGAL REQUEST and the additional sense code set to ILLEGAL FIELD IN PARAMETER LIST.

### 18.1.2 Logical Unit Control mode page

The Logical Unit Control mode page (see table 70) contains those parameters that select logical unit operation options. This page is not currently defined for SCSI parallel devices. The implementation of any parameter and its associated functions is optional. The page follows the MODE SENSE / MODE SELECT

rules specified by the SCSI Primary Commands-2 Standard.

Table 70 - Logical Unit Control page (18h)

Bit Byte	7	6	5	4	3	2	1	0	
0	PS	RESERVED			PAGE CO	DE (18h)			
1		PAGE LENGTH (06h)							
2		RESERVED							
3		RESERVED							
4				RESE	RVED				
5				RESE	RVED				
6		RESERVED							
7				RESE	RVED				

### 18.1.3 Port Control mode page

The Port Control mode page (see table 71) contains those parameters that select SCSI parallel device port operation options. The page shall be implemented by LUN 0 of all SCSI parallel devices. The page shall not be implemented by logical units other than LUN 0. The implementation of any bit and its associated functions is optional. The page follows the MODE SENSE / MODE SELECT rules specified by SCSI Primary Commands-2 Standard.

Table 71 - Port Control page (19h)

Bit Byte	7	6	5	4	3	2	1	0	
0	PS	RESERVED			PAGE CO	DE (19h)			
1		PAGE LENGTH (06h)							
2	RESERVED								
3	RESERVED PROTOCOL IDENTIFIER (1h)							h)	
4	(MSB)								
5		SYNCHRONOUS TRANSFER TIMEOUT (LSB)							
6	RESERVED								
7				RESE	RVED				

The PROTOCOL IDENTIFIER field indicates the protocol that this mode page applies to. The protocol identifier field has a value of 1h to indicate parallel SCSI devices.

#### T10/1302D revision 7

The SYNCHRONOUS TRANSFER TIMEOUT field indicates the maximum amount of time in 1 millisecond increments that the target shall wait before generating an error by doing an unexpected bus free (see 10.1.1). The target shall only go to a BUS FREE phase if one of the following events causes the timer, once started, to not reset or reload before expiring.

- a) If there is a REQ transition when there are no outstanding REQs waiting for an ACK then load and start the timer.
- b) If there is a REQ transition when there are any outstanding REQs waiting for an ACK then there is no effect on the timer.
- c) If there is an ACK transition when there are outstanding REQs waiting for an ACK then load and start the timer.
- d) If after an ACK transition there are no outstanding REQs waiting for an ACK then stop the timer.

A SYNCHRONOUS TRANSFER TIMEOUT field value of 0000h indicates that the function is disabled. A value of FFFFh indicates an unlimited period.

### 19 SCSI parallel interface services

SCSI parallel interface services are provided by the initiator enabling the application client to accomplish tasks and task management functions (see SCSI Architecture Model-2 standard) and by the target enabling the device server to receive commands and move data to/from an application client. The SCSI parallel interface services are described in terms of the services the initiator and target provide. Each SCSI parallel interface service causes a sequence phases to be generated by the addressed SCSI devices. Figure 51, figure 52, and figure 53 show all the valid phase sequences.

### 19.1 Procedure terms

See table 72 for the mapping of the procedure terms used in this standard to the equivalent procedure terms used in the SCSI Architecture Model-2 standard.

Table 72 - This standards terms mapped to terms from other SCSI standards

Terms	Equivalent SCSI Architecture Model-2 standard terms
initiator SCSI ID	initiator identifier
target SCSI ID	target identifier
initiator SCSI ID+target SCSI ID+logical unit number[+tag]	task identifier
target SCSI ID+logical unit number[+tag]	task address
target SCSI ID  or target SCSI ID+logical unit number  or initiator SCSI ID+target SCSI ID+logical unit number+tag	object identifier
target SCSI ID  or target SCSI ID+logical unit number or target SCSI ID+logical unit number+tag	object address
target SCSI ID+initator SCSI ID	none

See table 73 for a list of the procedure terms used when passing services across the SCSI parallel interface service interface. See table 73 for the definitions of the SCSI Parallel Interface-2 Standard names and the equivalent SCSI Architecture Model-2 standard names of the procedure terms, the name of the standard where the terms are defined, the standard where the binary contents of the terms are defined, and the routing of the terms. The routing shows:

- a) the originating object of the term,
- b) the object that is the final destination of the term, and
- c) the objects that the term moves though to reach the final destination object.

Table 73 - Procedure terms

SCSI Parallel Interface-2 Standard terms	Standard where term defined	Standard where binary contents of term defined	Term routing
application client buffer offset	SAM-2	SAM-2	DS → targ→ init
command byte count	SAM-2	SAM-2	AC → init
command descriptor block	SAM-2	SAM-2/cmd (note 2)	AC → init → targ → DS
data-in buffer	SAM-2	cmd (note 3)	DS → targ → init → AC
data-out buffer	SAM-2	cmd (note 3)	AC → init → targ → DS
device server buffer	SAM-2	cmd (note 3)	DS → targ→ init
initiator SCSI ID	SAM-2	this standard	DS → targ or TM → targ
link control function	this standard	this standard	AC → init → targ
logical unit number	SAM-2	this standard	AC → init → targ → DS  or AC → init → targ → TM  or DS → targ → init
request byte count	SAM-2	SAM-2	DS → targ
service response	SAM-2	this standard (note 4)	DS → targ → init → AC or targ → DS
service response (note 1)	SAM-2	this standard (note 4)	init → AC
status	SAM-2	SAM-2	DS → targ→ init → AC
tag	SAM-2	this standard	AC → init → targ → DS  or AC → init → targ → TM  or DS → targ → init
target SCSI ID	SAM-2	this standard	AC → init → targ → DS  or AC → init → targ → TM  or DS → targ
target SCSI ID+initator SCSI ID	this standard	this standard	targ → DS or targ → TM
task attribute	SAM-2	this standard	AC → init → targ → DS

Key: AC=application client, cmd=SCSI command standards, DS=device server, init=initiator, SAM-2=SCSI Architecture Model-2 standard, TM=task manager, targ=target

### Notes

- 1) Only occurs when unexpected bus free (see 10.1.1) is detected by the initiator.
- 2) The portions not defined in the SCSI Architecture Model-2 standard are defined in the SCSI command standards (e.g., SCSI-3 Block Commands Standard, SCSI Primary Commands-2 Standard).
- 3) Parameter lists are defined within one of the SCSI command standards (e.g.,SCSI-3 Block Commands Standard, SCSI Primary Commands-2 Standard). SCSI standards do not define non-parameter list information.
- 4) The SERVICE DELIVERY OR TARGET FAILURE value of the service response is not defined in SCSI.

I

## 19.2 Application client SCSI command services

The SCSI command services shall be requested by the application client using a procedure call defined as:

Service response = execute command (target SCSI ID+logical unit number[+tag], command descriptor block, [task attribute], [link control function], [data-out buffer], [command byte count] || [data-in buffer], status, service response).

### 19.2.1 Send SCSI command service

The send SCSI command service is a four step confirmed service that provides the means to transfer a command data block to a device server.

Processing the execute command procedure call for a send SCSI command service shall be composed of the 4 step confirmed service shown in table 74.

Step	Protocol service name	SCSI Protocol Service Interface procedure call
request	send SCSI command request	send SCSI command (target SCSI ID+logical unit number[+tag], command descriptor block, [task attribute], [link control function], [data-out buffer], [command byte count]   ).
indication	send SCSI command indication	SCSI command received (target SCSI ID+initator SCSI ID+logical unit number[+tag], [command descriptor block], [task attribute],   ).
response	send SCSI command response	send command complete (target SCSI ID+initator SCSI ID+logical unit number[+tag], [status], [service response],   ).
confirmation	send SCSI command confirmation	command complete received (target SCSI ID+logical unit number[+tag], [data-in buffer], [status], service response   ).

Table 74 - Processing of send SCSI command service procedure

### 19.3 Device server SCSI command services

The SCSI data buffer movement services shall be requested from the device server using a procedure call defined as:

Service response = move data buffer (target SCSI ID+initator SCSI ID+logical unit number [+tag], device server buffer, application client buffer offset, request byte count ||).

Only one type of data buffer movement procedure call shall be used while processing one command, either data-in delivery or data-out delivery.

### 19.3.1 Data-in delivery service

The data-in delivery service is a two step confirmed service that provides the means to transfer a parameter list or data from a device server to an initiator.

Processing the execute command procedure call for a data-in delivery service shall be composed of the 2

step confirmed service shown in table 75.

Table 75 - Processing of data-in delivery service procedure

Step	Protocol service name	SCSI Protocol Service Interface procedure call
request	data-in delivery request	send data-in (target SCSI ID+initator SCSI ID+logical unit number[+tag], device server buffer, application client buffer offset, request byte count   ).
confirmation	data-in delivery confirmation	data delivered (target SCSI ID+initator SCSI ID+logical unit number[+tag], service response   ).

### 19.3.2 Data-out delivery service

The data-out delivery service is a two step confirmed service that provides the means to transfer a parameter list or data from an initiator to a device server.

Processing the execute command procedure call for a data-out delivery service shall be composed of the 2 step confirmed service shown in table 76.

Table 76 - Processing of data-out delivery service procedure

Step	Protocol service name	SCSI Protocol Service Interface procedure call
request	data-out delivery request	receive data-out (target SCSI ID+initator SCSI ID+logical unit number[+tag], application client buffer offset, request byte count, device server buffer   ).
confirmation	data-out delivery confirmation	data-out received (target SCSI ID+initator SCSI ID+logical unit number [+tag] service response   )

# 19.4 Task management services

The task management services shall be requested from the application client using a procedure call defined as:

Service response = task management function (target SCSI ID|target SCSI ID+logical unit number|target SCSI ID+logical unit number+tag, service delivery failure flag || service response).

# 19.4.1 Task management function service

This standard handles task management functions as a four step confirmed service that provides the means to transfer task management functions to a task manager.

The task management functions are defined in the SCSI Architecture Model-2 standard. This standard defines the actions taken by the SCSI parallel interface service to carry out the requested task management functions.

#### 19.4.1.1 ABORT TASK

The SCSI parallel interface services request the initiator issue an ABORT TASK message (see 16.3.7) to

the selected SCSI device.

### **19.4.1.2 ABORT TASK SET**

The SCSI parallel interface services request the initiator issue an ABORT TASK SET message (see 16.3.8) to the selected SCSI device.

### 19.4.1.3 CLEAR ACA

The SCSI parallel interface services request the initiator issue a CLEAR ACA message (see 16.3.9) to the selected SCSI device.

#### **19.4.1.4 CLEAR TASK SET**

The SCSI parallel interface services request the initiator issue a CLEAR TASK SET message (see 16.3.10) to the selected SCSI device.

### 19.4.1.5 LOGICAL UNIT RESET

The SCSI parallel interface services request the initiator issue a LOGICAL UNIT REST message (see 16.3.11) to the selected SCSI device.

### 19.4.1.6 RESET SERVICE DELIVERY SUBSYSTEM

The SCSI parallel interface services request the initiator issue a hard reset (see 12.2) to the selected SCSI device.

#### **19.4.1.7 TARGET RESET**

The SCSI parallel interface services request the initiator issue a TARGET RESET message (see 16.3.12) to the selected SCSI device.

### 19.4.1.8 WAKEUP

The SCSI parallel interface services request the initiator issue a hard reset (see 12.2) to the selected SCSI device.

### Annex A

(normative)

# Additional requirements for LVD SCSI drivers and receivers

# A.1 System level requirements

The requirements for LVD <u>SCSI</u> drivers and receivers in this annex are based on the system level requirements stated in table A.1. Some of these requirements are specifically called out in other subclauses while others are derived from bus loading conditions and trade-offs between competing parameters.

Table A.1 - System level requirements

Parameter	Minimum	Maximum	Cross- reference
V <sub>A</sub> (except OR-tied signals)	-1 V	-175 mV	note 1
V <sub>N</sub> (except OR-tied signals)	175 mV	1 V	note 1
V <sub>A</sub> (OR-tied signals)	-3,6 V	-175 mV	note 1
V <sub>N</sub> (OR-tied signals)	100 mV	125 mV	note 1
attenuation (%)		15	note 2
loaded media impedance (ohms)	85	135	note 3
unloaded media impedance (ohms)	110	135	subclause 6.3
terminator bias (mV)	100	125	subclause 7.3.1
terminator impedance (ohms)	100	110	subclause 7.3.1
device leakage (μA)	-20	20	table 16
number of devices	2	16	subclause 4.6
ground offset level (mV)	-355	355	note 4

### Note:

- 1 -These limits allow 60 mV base A.C. level and a minimum of 115 mV overdrive
- 2 -Measured from the driver to the farthest receiver.
- 3 -Caused by the addition of device capacitive load (see annex G for calculations).
- 4 -This is the difference in voltage signal commons for devices on the bus (see figure 3).

# A.2 Driver requirements

The fundamental requirement for an LVD driver is the generation of a first-step differential output voltage

magnitude at the driver connections to the balanced media to achieve required minimum differential signals at every receiver connection to the bus. Other characteristics that affect overall noise margin are the common-mode output voltage, the maximum differential output voltage, the driver output impedance, and the output signal wave shape.

The driver requirements are defined in terms of the voltages and currents depicted in figure 42.

### A.2.1 Differential output voltage, V<sub>S</sub>

This subclause does not specify requirements for drivers with source impedances less then 1000 ohms.

To assure sufficient voltage to define a valid logic state at any device connection on a fully loaded LVD bus at least a minimum differential output voltage shall be generated. This value shall be large enough that, after allowance for attenuation, reflections, and differential noise coupling,  $V_S$  is at least  $\pm 175$  mV at the device connector to the LVD bus.

The SCSI device shall also comply with the upper limits for the differential output voltages and to the symmetry of the differential output voltage magnitudes between logic states in order to assure a first-step transition to the opposite logic state.

With the test circuit of figure A.1 and the test conditions V1 and V2 in table A.2 applied, the steady-state magnitude of the differential output voltage,  $V_S$ , for an asserted state  $(V_A)$ , shall be greater than or equal to 375 mV and less than or equal to 800 mV. For the negated state, the polarity of  $V_S$  shall be reversed  $(V_N)$  and the differential voltage magnitude shall be greater than or equal to 375 mV and less than or equal to 800 mV. The relationship between  $V_A$  and  $V_N$  specified in table A.2 and shown graphically in figure A.2 shall be maintained.

The assertion drivers and negation drivers require different strengths to achieve the near equality in  $V_A$  and  $V_N$  shown in figure A.2 because the applied V1 and V2 simulate the effects of the bus termination bias.

Figure A.2 shall only apply to drivers with source impedances greater than 1000 ohms.

Table A 2	Driver	ctoody ctoto	tact limite	and conditions	
Table A.2 -	· Driver	steady-state	test limits	and conditions	

Test parameter	Test conditions (figure A.1)	Minimum (mV)	Maximum (mV)
V <sub>A</sub>   Differential output voltage magnitude	V <sub>1</sub> = 1,056 V V <sub>2</sub> = 0,634 V	375	800
(asserted) (note)	V <sub>1</sub> = 1,866 V V <sub>2</sub> = 1,444V	375	800
V <sub>N</sub>   Differential output voltage magnitude	V <sub>1</sub> = 1,056 V V <sub>2</sub> = 1,444 V	375	800
(negated) (note)	V <sub>1</sub> = 1,866 V V <sub>2</sub> = 1,444V	375	800
V <sub>A</sub>   Differential output voltage magnitude (asserted)	All four above conditions	0,69 x  V <sub>N</sub>   + 50	1,45 x  V <sub>N</sub>   - 65

Note: The test circuit (figure A.1) is approximately equivalent to two terminators creating the normal system bias.




Figure A.1 - Differential steady-state output voltage test circuit




Figure A.2 - Domain for driver assertion and negation levels

## A.2.2 Offset (common-mode output) voltage, V<sub>CM</sub>

The steady-state magnitude of the driver offset voltage ( $V_{CM}$ ), measured with the test load of figure A.3 shall be greater than or equal to 0,845 V and less than or equal to 1,655 V for either binary state. The steady-state magnitude of the difference of  $V_{CM}$  for one logical state and for the opposite logical state,  $\Delta V_{CM}$ , shall be 120 mV or less for all  $V_{applied}$  in the range: 0,845  $\leq V_{applied} \leq$  1,655. See figure A.4.




Figure A.3 - Driver offset steady-state voltage test circuit




Figure A.4 - Common mode output voltage test

# A.2.3 Short-circuit currents, I<sub>O-S</sub> and I<sub>O+S</sub>

Since an LVD bus allows multiple drivers, the possibility of contention requires a restriction on the power that may be sourced to the bus by a device. This is accomplished with a maximum allowable current from the driver.

With the driver output terminals short-circuited to a variable voltage source, the magnitudes of the currents ( $I_{O-S}$  and  $I_{O+S}$ ) shall not exceed 24 mA for either logical state over the range  $0 \le V_{applied} \le 2,5$  V. (see figure A.5).




Figure A.5 - Driver short-circuit test circuit

## A.2.4 Open-circuit output voltages, V<sub>O-(OC)</sub> and V<sub>O+(OC)</sub>

To limit the maximum steady-state voltage at any device connector, the voltage between each output terminal of the driver circuit and its common shall be between 0 V and 3,6 V when measured in accordance with figure A.6. This requirement shall be met in all logical or high impedance states (0 V  $\leq$  V<sub>O-(OC)</sub>  $\leq$  3,6 V and 0 V  $\leq$  V<sub>O+(OC)</sub>  $\leq$  3,6 V). The highest output voltage occurs with no output current.




Figure A.6 - Open-circuit output voltage test circuit

### A.2.5 Output signal waveform


The differential output rise or fall time of a driver is specified since they influence the timing measurements and stub lengths of an LVD interface. Excessive over and under shoot of the output signal may cause electromagnetic emissions or false logic state changes.

During transitions of the driver output between alternating logical states (one - zero, zero - one, one - off, off - one, zero - off, off - zero), the differential voltage measured with the test circuit of figure A.7 and table A.3, shall be such that the voltage monotonically changes between 0,2 and 0,8 of the steady-state output,  $V_{SS}$ .  $V_{SS}$  is defined as the voltage difference between the two steady-state values of the driver output ( $V_{SS} = |V_A| + |V_N|$ ) (See figure A.8 and table A.2).  $V_{SS}$  is expected to be different for different transitions.

The output signal rise or fall times (see  $t_r$  in figure A.8) between 0,2 and 0,8 of  $V_{SS}$  shall be greater than or equal to 1 ns.

The slew rates specified above are requirements for a driver when using the LVD test circuit in figure A.7. They are not the observed rise or fall rates on an actual SCSI bus.

Measurement equipment used for rise and fall rate testing shall provide a bandwidth of 2 GHz minimum.



Measured parameter

>> Device Connector

#### Notes:

- a) Resistors are ±1% and surface-mount metal film type.
- b) CL<sub>A</sub> and CL<sub>B</sub> are 5 pF ±0,2 pF and include the instrumentation capacitance.
- c) The longest physical dimension between the device connector pins and any test circuit component shall be no greater than 0,1 meter.
- d) V1 and V2 are applied voltages from a source having a source impedance of less than 5  $\Omega$  from 0 Hz to 40 MHz.

Figure A.7 - Differential output switching voltage test circuit

Table A.3 - Driver switching test circuit parameters

Test condition (see figure A.7)	V1	V2
Low common-mode voltage	1,311 V	0,889 V
High common-mode voltage	1,611 V	1,189 V

The signal voltage shall comply with the requirements shown in figure A.8.




Figure A.8 - Driver output signal waveform

### A.2.6 Dynamic output signal balance, V<sub>CM(PP)</sub>

A mismatch in the magnitude of rate at which the voltage changes at the - signal and + signal connector pins, results in a common-mode AC signal. This may cause electromagnetic emissions from the media, excursions outside the receivers' common-mode input voltage range, and/or differential noise.

During transitions of the driver output between any state transition of high-to-low, low-to-high, high-to-off, off-to-high, low-to-off, or off-to-low, the voltage ( $V_{CM}$ ) measured with the test circuit shown in figure A.9, shall not vary more than specified in table A.4 as  $V_{applied}$  is varied over the range 0,845  $\leq$   $V_{applied} \leq$  1,655. Measurement equipment used for dynamic signal output balance testing shall provide a bandwidth of 400 MHz minimum. The requirements in this subclause apply only to the applicable state transitions.




Figure A.9 - Driver offset switching voltage test circuit

Lower values of  $V_{CM(PP)}$  have lower EMI risk.

Table A.4 - Dynamic output balance limits

Transition	V <sub>CM(PP)</sub> mV max
high-low	120
low-high	120
high-off	400
low-off	400
off-high	400
off-low	400

### A.3 Receiver characteristics

A receiver indicates the logical state of the LVD bus as defined by the differential voltage that exists at the device connector. A minimum steady state differential voltage defines the logic state. The receiver shall detect this difference over the allowable common-mode input voltage range as determined by the driver and terminator output offsets and ground difference voltages.

Table A.5 defines the voltages and currents for the requirements in this subclause.

### A.3.1 Receiver steady state input voltage requirements

Within the common-mode input voltage range ( $V_{CM}$ ), (figure 43) 0,845 V  $\leq$   $V_{CM} \leq$  1,655 V an LVD receiver shall indicate the logical states shown in table A.5 with  $V_{IN}$  within the ranges shown in table A.5.

Table A.5 - Receiver steady state input voltage ranges

Input voltage range steady state (V <sub>IN</sub> )	Receiver detects
-3,6 V ≤ V <sub>IN</sub> ≤ -0,030 V	1
0,030 V ≤ V <sub>IN</sub> ≤ 3,6V	0

SCSI devices should incorporate a glitch filter function on REQ and ACK signals to reduce or eliminate the effect of glitch pulses.

If implemented, the glitch filter period shall not be so long as to mask out the subsequent valid transition edges of the incoming REQ and ACK signals.

### A.3.2 Compliance test


Compliance to the requirements in A.3.1 shall be verified with the input voltages of table A.6 and the circuit of figure A.10.

Applied voltages (input voltage referenced to circuit common) (see figure A.10)		Resulting differential input voltage	Resulting common-voltage input voltage
V <sub>-</sub>	V <sub>+</sub>	V <sub>IN</sub>	V <sub>CM</sub>
0,860	0,830	0,030	0,845
0,830	0.860	-0.030	0,845
1,670	1,640	0,030	1,655
1,640	1,670	-0.030	1,655
3,310	0,000	3,310	1,655
0,000	3,310	-3,310	1,655

-0,355

3,665

Table A.6 - Receiver minimum and maximum input voltages.



4,020

-4,020

1,655

1,655

>> Device Connector

3,665

-0,355

Figure A.10 - Receiver input voltage threshold test circuit

## A.3.3 Receiver setup and hold times

Figure 46 and figure 47 define the receiver setup and hold times.

NOTE 36 - Dynamic testing is required to verify these timings.

# A.4 Transceiver characteristics

### A.4.1 Transceiver output/input currents, I-L and I+L

The requirements in this clause apply as a test method to ensure compliance with the LVD parameters table 15 and table 16. With the transceiver in an off condition (i.e., not transmitting) and the + and - signals connected to a variable voltage source,  $V_{applied}$ , the output leakage currents  $I_{I-L}$  and  $I_{I+L}$  shall not exceed the applicable LVD values in table 16 over the range 0,00 V  $\leq$   $V_{applied} \leq$  3,6 V (see figure A.11). The maximum LVD applicable current from table 16 is  $I_{max}$ .

These measurements apply with the transceiver's power supply in both the powered on and powered off conditions.

 $|I_{I-L}| < I_{max}$ 

 $|I_{I+L}| < I_{max}$ 




Figure A.11 - Transceiver off-state output current test circuit

### A.4.2 Transceiver maximum input voltages

See table 15 and table 16.

### Annex B

(normative)

### SCSI bus fairness

### **B.1 Model**

Implementation of the SCSI bus fairness is optional, however, if implemented, the SCSI bus fairness protocol shall conform to this annex.

A SCSI device determines "fairness" by monitoring prior arbitration attempts by other SCSI devices. It shall postpone arbitration for itself until all lower priority SCSI devices that previously lost arbitration either win a subsequent arbitration or discontinue their arbitration attempts (as in the case where the initiator aborted an outstanding command thus removing the need to re-arbitrate).

When a SCSI device does not need to arbitrate for the SCSI bus, it shall monitor the arbitration attempts of the other SCSI devices and update a fairness register with the SCSI IDs of any lower priority SCSI devices that lost arbitration.

Whenever a requirement for arbitration arises, the SCSI device shall first check to see of its fairness register is clear. If it is clear, then no lower priority SCSI devices had attempted and lost the previous arbitration and therefore, this SCSI device may now participate in arbitration. If the fairness register is not clear, the SCSI device shall postpone arbitration until all lower priority SCSI IDs have been cleared from the fairness register. Lower SCSI IDs are cleared as those lower level SCSI devices win arbitration. SCSI IDs shall also be cleared if a SCSI device discontinues arbitration (e.g., as a result of an ABORT TASK message, ABORT TAST SET message, CLEAR TASK SET message, TARGET RESET message, hard reset).

Since the fairness register is only refreshed when the SCSI device is not arbitrating for itself, the fairness register is effectively frozen by the SCSI device prior to a requirement for its own arbitration arising. Therefore, only those lower priority SCSI devices latched into the fairness register at that time arbitrate ahead of this SCSI device. Other lower priority SCSI devices that were not latched shall not be added to the fairness register until this SCSI device has successfully arbitrated.

### B.2 Determining fairness by monitoring prior bus activity

### **B.2.1** Fairness for normal arbitration method

For the normal arbitration method this standard requires that between 2800 nsec (bus settle delay+bus free delay+bus set delay) and 3600 nsec (bus settle delay+bus free delay+arbitration delay) from BSY and SEL being released, the SCSI ID for all arbitrating SCSI devices shall appear on the bus. The SCSI device shall sample the bus during this time, to determine which SCSI devices are attempting arbitration, which SCSI device won, and which SCSI devices lost. Since the lower priority SCSI IDs begin to disappear at 3600 nsec, a continuous sampling of the data bus during this time is required.

NOTE 37 - For ease of implementation, the sample window may begin when BSY=1 following BUS FREE and extending until SEL=1. Sampling of the bus during this time should occur at a high enough rate to ensure multiple samples within the 800 nsec window.

#### **B.2.2 Fairness for QAS**

For QAS, after detection of a valid QAS REQUEST message, this standard requires that between 1000 nsec (QAS arbitration delay) and 1490 nsec (QAS arbitration delay+bus settle delay+2 deskew delays) after detection of the MSG, C/D, and I/O signals being false the SCSI ID for all arbitrating SCSI devices

shall appear on the bus. The SCSI device shall sample the bus during this time, to determine which SCSI devices are attempting arbitration, which SCSI device won, and which SCSI devices lost. Since the lower priority SCSI IDs begin to disappear at 1490 nsec, a continuous sampling of the data bus during this time is required.

NOTE 38 - For ease of implementation, the sample window may begin when MSG=0 following detection of a valid QAS REQUEST message and extending until SEL=1. Sampling of the bus during this time should occur at a high enough rate to ensure multiple samples within the 490 nsec window.

# **B.3 Fairness algorithm**

A SCSI device that is not required to participate in arbitration for itself at this time shall refresh a fairness register each time any other SCSI devices arbitrate. The result is that the fairness register contains the SCSI ID bits of lower priority SCSI devices (if any) that have attempted and lost arbitration.

NOTE 39 - The fairness register is refreshed after every non-participating arbitration so that SCSI devices that have discontinued arbitration are automatically removed. Thus, the contents of fairness register only reflect the participants of the arbitration process that immediately precedes a subsequent arbitration in which this SCSI device may participate.

The fairness algorithm shall be accomplished as described in the following steps:

- 1) Latch all arbitration participants into the fairness register during the sample window.
- 2) Remove the arbitration winner from fairness register.
- 3) Remove SCSI IDs greater than the SCSI device's own ID and the SCSI devices own ID from fairness register.

NOTE 40 - The need to remove the SCSI device's own address arises from step 4-2 which repeats these steps if the SCSI device wins arbitration.

Editors Note 9 - GOP: The note above is confusing and if required needs to be rewritten as to what it is trying to say.

- 4) If a SCSI device is required to participate in arbitration for itself and the fairness register = 0 indicating that there are no lower priority SCSI devices to be fair to then:
  - 1) The SCSI device shall perform an arbitration.
  - 2) If the SCSI device wins arbitration, the lower priority SCSI IDs that lost shall be saved in order to determine fairness during the next arbitration cycle. This ensures that this SCSI device does not unfairly participate in consecutive arbitrations (as the case for a multi-LUN SCSI device or queueing implementations).
  - 3) If the SCSI device loses arbitration to a higher priority SCSI device, the fairness register shall remain zero so that the SCSI device participates in the next arbitration cycle. This ensures that a lower priority SCSI device does not now preempt this SCSI device from the next arbitration because a higher priority SCSI device won this arbitration.
- 5) If the SCSI device is required to participate in arbitration for itself and the fairness register ≠ 0 then;
  - 4) The SCSI device becomes a nonparticipating SCSI device and shall postpone arbitration because a lower priority SCSI device had attempted and lost arbitration earlier.
  - 5) For normal arbitration nonparticipating SCSI devices shall start a lockout timer of greater than 2,4 microseconds. For QAS nonparticipating SCSI devices shall start a lockout timer of greater than 1000 nsec.
  - NOTE 41 For normal arbitration this standard requires that all SCSI devices that wish to participate in arbitration do so within 1,8 microseconds of initial BSY=1 and activate SEL 2,4 microseconds later.
  - NOTE 42 For QAS this standard requires that all SCSI device that wish to participate in arbitration do

so after detecting a valid QAS REQUEST message and within 200 nsec of detection of the MSG, C/D, and I/O signals being false and activate SEL within 1000 nsec of the MSG, C/D, and I/O signals being negated.

6) If another SCSI device begins arbitration within the lockout time-out then:

Editors Note 10 - GOP: This should be looked into changing the wording so that the only requirement is that if no one arbitrates during the lockout time-out the fairness register is cleared.

- 1) Nonparticipating SCSI devices shall remove the winning arbitration device ID from the fairness register.
- 2) Nonparticipating SCSI devices shall modify the fairness register by removing any SCSI IDs in the fairness register for which fairness is no longer required (i.e., SCSI devices that did not participate in the last arbitration).

NOTE 43 - This also eliminates SCSI devices from the fairness register that discontinue arbitration prior to ever having won.

- 3) At the beginning of the next arbitration the nonparticipating SCSI devices shall start at step 4 above if they still want control of the bus.
- 7) If no other SCSI device participates in arbitration within the bus lockout time-out then:
  - 1) Nonparticipating SCSI devices shall clear the fairness register.
  - 2) Nonparticipating SCSI devices shall return to the first step of the fairness algorithm.

NOTE 44 - Lockouts may occur as a result of all the SCSI devices waiting for other SCSI devices to start the arbitration process. Although rare, the following example is valid and may occur. Assume an initiator at SCSI ID 7 that starts tasks in SCSI devices at SCSI IDs 0, 2, and 4. After a while, SCSI devices 0 and 2 begin arbitration, 2 wins and device 0 is recorded in the fairness register of all SCSI devices. Assume at the next arbitration, SCSI device 4 would like to arbitrate but does not because of fairness to SCSI device 0. However, this second arbitration is won by the initiator at SCSI device address 7 for purposes of ABORTING the task in SCSI device address 0. The result is that the initiator is waiting for SCSI device 4, SCSI device 4 is waiting in fairness for SCSI device 0 and SCSI device 0 no longer needs to arbitrate since its task has been aborted.

#### **B.4 Additional comments**

It is generally desirable for the initiator to be the highest priority SCSI device on the bus. In this way, the initiator is guaranteed to win arbitration and may overlap commands to multiple SCSI devices. To maintain this capability, the initiator should not implement fairness towards lower level targets.

In the case of a multi-initiator system, it would again be desirable for the initiators to be the highest priority SCSI devices. However, in order to implement fairness between them, the higher priority initiator could implement fairness with the lower priority initiators only. This would require a second mask register in which a bit is enabled for each lower priority SCSI device to which a higher priority SCSI device wishes to be fair to.

### Annex C

(normative)

### Nonshielded connector alternative 4

# C.1 Nonshielded connector alternative 4 Signal Definitions

For the physical descriptions and usage guidelines for the nonshielded connector alternative 4 see Single Connector Attachments (SCA-2), EIA-700A0AE and SCA-2 Unshielded Connections, SFF-8451.

### C.1.1 VOLTAGE and GROUND signals

Three voltage supplies and corresponding ground return signals are provided by the backplane connector to the SCSI device. Table C.1 provides the specifications for each of the voltage supplies.

NOTE 45 - The details of the actual SCSI device supply requirements need to be studied for each SCSI device and enclosure combination.

Requirements on supply at the Number of Number of nonshielded Current capability Voltage pins grounds connector average/peak alternative 4 connector 12 V 3 3 12 V D.C.+5%/-7% 0/0 to 2,5/5 Amps 5 V 2 2 (note) 5 V D.C.±5% 0/0 to 2/2,5 Amps 2 Opt 3.3 V 2 (note) 3.3 V D.C.±5% 0/0 to 3/3 Amps Note: The two logic level grounds are shared between +5 V D.C. and +3,3 V D.C.

Table C.1 - Voltage specification limits

The peak current capability is measured during operation or initialization after voltages have stabilized at the operating level. Inrush currents are managed by the power supply during normal power on and by the CHARGE signals during hot plugging.

For each voltage, the current supplied to the SCSI device should be distributed as evenly as possible among the connecting pins.

The backplane power supplies are required to operate correctly and maintain regulation from zero current to the peak current. SCSI Device sequencing provisions may be required to avoid overloading power supplies during SCSI device spin-up sequencing. Voltage dips to -10% are allowed on the 12 V D.C.supply during spin up.

For each voltage, an appropriate number of current return GROUND signal pins have been assigned.

- a) The GROUND signal pins for all voltages shall be tied together in the SCSI device.
- b) The GROUND signals in the backplane may be tied together or connected separately to the power supplies as required by the particular subsystem.

c) The logic level grounds, GROUND (5V/3,3V) are shared between the currents provided by the 5~V D.C. and 3,3~V D.C. signals. The sum of the 5~V D.C. and 3,3~V D.C. currents shall not exceed 3~V Amps.

### C.1.2 CHARGE signals

Three charge signals, one for each of the power supply voltages, provide controlled precharging of the disk SCSI device's internal circuits to avoid excessive surge currents during hot plugging.

The precharge pin mates early to allow the precharge to take place before the voltage pins make contact. If required, the precharge control circuits are located on the backplane side of the connector. The backplane should assume that the VOLTS signals for each voltage are shorted together with the corresponding CHARGE signal on the SCSI device. Systems without a hot-plug capability or with an alternative hot plugging mechanism are not required to implement the precharge control circuit and are not required to use long and short pins on the backplane connector.

After the SCSI device capacitance is charged, but before the MATED signal indicates that the power signals are seated, the SCSI device shall not use more than 1 Amp on the precharge voltage pin. This is required to protect the precharge pin from over-current damage and to provide additional flexibility in the design of the precharge circuit. The voltage provided by the precharge circuitry is as specified by table C.2. Any circuitry on the SCSI device that uses the CHARGE voltage for executing initialization operations shall operate within the current and voltage constraints specified for the CHARGE signals.

CHARGE signal	Requirements on supply at the nonshielded connector alternative 4 connector for backplane after CHARGE complete	Maximum surge at SCSI device	Maximum continuous required by SCSI device
12V	12 V D.C.+5%/-12%	6 Amps	1 Amp
5V	5 V D.C.+5%/-17%	6 Amps	1 Amp
OPT 3,3V	3,3 V D.C.+5%/-24%	6 Amps	1 Amp

Table C.2 - Charge supply to SCSI device

After precharge is complete and the SCSI device is mated, there is no guarantee that the precharge signal provides any current to the SCSI device and the SCSI device should not depend on such current for operation.

The system designer should assume that the VOLTS signal(s) and the corresponding CHARGE signal are shorted together on the SCSI device.

### C.1.3 SPINDLE SYNC

The spindle synch is assigned a single pin, SPINDLE SYNC. The synchronization protocol and the electronic requirements for the SPINDLE SYNC signal are defined in the SCSI device's specification.

NOTE 46 - Industry practice presently requires that SCSI devices interconnected for synchronization be the same or equivalent models.

Spindle synchronization is managed by the SCSI command set. The signal current requirements shall not exceed 100 milliamperes and the signal voltage shall not be higher than 5,25 V D.C.or lower than -0,25V. The minimum driver capability required by the SPINDLE SYNC signal shall be sufficient to drive the receivers on 30 identical SCSI devices.

The SPINDLE SYNC signal when driving should be capable of driving a minimum of 30 identical SCSI devices.

NOTE 47 - The SPINDLE SYNC signal is a source for noise and may be affected by noise. The design of the SPINDLE SYNC signal interconnections should take this into account by properly laying out the SPINDLE SYNC signals on the backplane or motherboard. Proper layout considers routing relative to other signals, the proper line impedance, and termination if necessary. The selection of the electronic transceiver should also take into account the possibility of noise. The signal levels, signal rise time, receiver thresholds, and receiver hysteresis should be considered as part of that selection.

#### C.1.4 ACTIVE LED OUT

The ACTIVE LED OUT signal is driven by the SCSI device when a SCSI operation is being performed. The ACTIVE LED OUT signal shall be implemented and is used to indicate that the SCSI device is operating on a command. Other optional indications may be provided by flashing the LED. The host system is not required to generate any visual output when the ACTIVE LED OUT signal is raised, but if such a visual output is provided, it shall be white or green to indicate that normal activity is being performed.

The ACTIVE LED OUT signal is designed to pull down the cathode of an LED. The anode shall be attached to the proper +5 V D.C.supply through an appropriate current limiting resistor. The LED and the current limiting resistor are external to the SCSI device.

See table C.3 for the output characteristics of the ACTIVE LED OUT signal

State	Current drive available	Output voltage
Drive LED off	0 < I <sub>OH</sub> < 100 μA	
Drive LED on	I <sub>OL</sub> > 30 mA	0 < V <sub>OL</sub> < 0,8V

Table C.3 - Output characteristics of drive ACTIVE LED OUT signal

### **C.1.5 Motor Start Controls**

The method of starting the SCSI device's motor is established by the signals RMT\_START and DLYD\_START, as described in table C.4. The state of these signals may either be wired into the backplane socket or driven by logic on the backplane.

Each SCSI device location should have these signals supplied independently to ensure proper operation. If the signals were bussed, a SCSI device with a power failure may clamp the signals in a condition that caused operational SCSI devices to behave incorrectly.

- a) If the GROUND state is implemented for RMT\_START, bussing between SCSI devices is permissible.
- b) If the GROUND state is implemented for DLYD\_START, bussing between SCSI devices is permissible.
- c) If the OPEN state is implemented for RMT\_START, this signal shall not be bussed between SCSI devices.
- d) If the OPEN state is implemented for DLYD\_START, this signal shall not be bussed between SCSI

devices.

Table C.4 - Definition of motor start controls

Case	DLYD_START	RMT_START	Motor Spin Function
1	open	open	Motor spins up at D.C. power on.
2	open	ground	Motor spins up only when START UNIT command is received.
3	ground	open	Motor spins up at D.C. power on after a delay in seconds 12 times (note) the value of the numeric SEL_ID for the SCSI device.
4	ground	ground	Reserved. SCSI devices not implementing this option shall execute power control according to the rules of case 2 (see 40.3Annex D).

Note: This value may be reduced by SCSI device suppliers to reflect the worst case time duration of peak current drains at the 12 V D.C.or 5 V D.C.source (or both) during motor spin up. In no case should the delay exceed 12 seconds.

The OPEN and GROUND states are established as described in table C.5.

Table C.5 - Electronic requirements for input controls

State	Current	Voltage			
open	0 μA < I <sub>IH</sub> < 100 μA	2,4 V D.C.< V <sub>IH</sub> < V <sub>CC</sub> + 0,5V			
ground	-3 mA < I <sub>IL</sub> < 0 mA	-0,5 V D.C.< V <sub>IL</sub> < 0,4V			
Note: The SCSI device provides the voltage source for the open signal state.					

### C.1.6 SCSI ID Selection

The SCSI device address of the attached SCSI device shall be determined by the state of the signals SCSI ID(0-3). Table C.6 indicates the relationship between the level of the SCSI ID signals and the selected SCSI device address.

Table C.6 - SCSI device ID selection signals

Address	ID (0)	ID (1)	ID (2)	ID (3)
0	open	open	open	open
1	ground	open	open	open
2	open	ground	open	open
3	ground	ground	open	open
4	open	open	ground	open
5	ground	open	ground	open
6	open	ground	ground	open
7	ground	ground	ground	open
8 (note)	open	open	open	ground
9 (note)	ground	open	open	ground
10 (note)	open	ground	open	ground
11 (note)	ground	ground	open	ground
12 (note)	open	open	ground	ground
13 (note)	ground	open	ground	ground
14 (note)	open	ground	ground	ground
15 (note)	ground	ground	ground	ground

Note: Addresses in the range of 8 to 15 are only supported by SCSI devices implementing the 16-bit SCSI option.

The OPEN and GROUND states are established as specified in table C.5.

### C.1.7 MATED Signals

If MATED 1 and MATED 2 signals are not mated then one or more short pins are not mated.

If MATED 1 and MATED 2 signals are mated then the mated condition of the short pins is indeterminate.

The MATED 1 and MATED 2 signals may indicate to the SCSI device that the SCSI device is seated in an nonshielded connector alternative 4 connector and it may begin power on processing. The circuit described in figure C.1 or a similar circuit is used to implement the MATED function. The signal requirements are indicated below, but may be met by the example circuit or by similar circuits.

#### C.1.7.1 MATED 2/Drive Side

The signal is attached to signal ground on the SCSI device side.

#### C.1.7.2 MATED 2/Backplane Side

The signal is attached either directly or through optional logic in such a manner that the MATED 1 signal is held to a ground level when the MATED 2 connection is completed. The SCSI device shall sink no more than 100 mA to ground through the MATED 2 pin if optional logic is used.

#### C.1.7.3 MATED 1/Drive Side

The MATED 1 signal shall be sensed by the SCSI device. When the MATED 1 connection is determined to be at a ground level, the SCSI device may detect that the SCSI device has been partially mated. Assuming the mating process continues uninterrupted until competition, including sensing of the SCSI ID Selection signals and the motor start controls, then normal power on procedures may begin 250 msec after the MATED 1 signal is observed to transition to the ground level. When the MATED 1 connection is determined to be at the open level, the SCSI device is not mated. The MATED 1 signal is tied up to a TTL positive level when the SCSI device is not installed.

If the SCSI device is mated and operating, it may optionally detect the open level of MATED 1 as an indication that the SCSI device is partially unmated and may be about to be removed.

If the SCSI device supports detection of the open level of MATED 1 to prepare itself for power removal or for physical removal from the enclosure, the detection shall occur within 1 second from the time that the Mated 1 open level occurs at the SCSI device.

The following SCSI device behaviors are defined when a SCSI device detects to open level of MATED 1:

- a) The SCSI device may optionally perform a spin-down operation.
- b) The SCSI device may optionally transfer any cached information to the media.

### C.1.7.4 MATED 1/Backplane Side

The signal shall be held to a ground level when the MATED 2 connection is completed. The MATED 1 signal shall be held to the open level when the MATED 2 connection is not completed. The ground and open levels are defined by table C.5.

The enclosure may optionally control the MATED 1 signal to indicate that the SCSI device is about to be removed.




Figure C.1 - Sample circuit for mated indications

### Annex D

(normative)

### Removal and insertion of SCSI devices

### D.1 Removal and insertion of SCSI devices overview

This clause defines the physical requirements for removal and insertion of SCSI devices on the SCSI bus. The issues related to the logical configuration of the SCSI bus and characteristics of the SCSI devices when a replacement occurs are beyond the scope of this standard. It should also be noted that the cases listed are distinguished for compatibility reasons and in most cases describe a system environment independent of this standard.

Four cases are addressed. The cases are differentiated by the state of the SCSI bus when the removal or insertion occurs.

# D.2 Case 1 - Power off during removal or insertion

a) All SCSI devices are powered off during physical reconfiguration.

# D.3 Case 2 - RST signal asserted continuously during removal or insertion

- a) RST signal shall be asserted continuously by the initiator during removal or insertion.
- b) The system shall be designed such that the SCSI device being inserted shall make its power ground and logic ground connections at least 1 ms prior to the connection of any device connector contact to the SCSI bus. The ground connections shall be maintained during and after the connection of the SCSI device to the SCSI bus;
- c) The system shall be designed such that the SCSI device being removed shall maintain its power ground and logic ground prior to, during, and for at least 1 ms after the disconnection of any device connector contact from the SCSI bus.

NOTE 48 - The translation of the 1 ms time to mechanical provisions is vendor specific.

## D.4 Case 3 - Current I/O processes not allowed during insertion or removal

- a) All I/O processes for all SCSI devices shall be guiesced;
- b) The system shall be designed such that the SCSI device being inserted shall make its power ground and logic ground connections at least 1 ms prior to the connection of any device connector contact to the SCSI bus. The ground connections shall be maintained during and after the connection of the SCSI device to the SCSI bus:
- c) The system shall be designed such that the SCSI device being removed shall maintain its power ground and logic ground prior to, during, and for at least 1 ms after the disconnection of any device connector contact from the SCSI bus;
- d) The SCSI device being removed or inserted shall employ transceivers that conform to the applicable requirements in 7.2.2 and 7.3.5.2 for glitch-free powering on and off. The SCSI device shall maintain the high-impedance state at the device connector contacts during a power cycle until the transceivers are enabled. Power cycling includes on-board TERMPWR cycling caused by plugging, and SCSI device power cycling caused by plugging and switching;

NOTE 49 - Any on board switchable terminators as well as device transceivers may affect the impedance state at the device connector contacts.

e) The SCSI device power may be simultaneously switched with the SCSI bus contacts if the power distribution system is able to maintain adequate power stability to other SCSI devices during the

transition and the grounding requirements in items (b) and (c) above are met;

- f) The SCSI bus termination shall be external to the SCSI device being inserted or removed.
- g) Resumption of I/O processes is vendor specific but shall not occur sooner than 200 milliseconds after the completion of the insertion or removal event.
- h) Bypassing capacitors connecting to the TERMPWR line on the SCSI device being inserted or removed shall not exceed 10 mF. For single-ended applications, SCSI bus terminations shall use voltage regulation.

NOTE 50 - In a multimode environment any insertion or removal that changes the SCSI bus mode causes a transceiver mode change reset event (see 12.3.1).

## D.5 Case 4 - Current I/O process allowed during insertion or removal

- a) All I/O processes for the SCSI device being inserted or removed shall be quiesced prior to removal.
- b) A SCSI device being inserted shall make its power ground and logic ground connection at least 1 ms prior to the connection of any device connector contact to the SCSI bus. The ground connections shall be maintained during and after the connection of the SCSI device to the SCSI bus:
- c) A SCSI device being removed shall maintain its power ground and logic ground prior to, during, and for at least 1 ms after the disconnection of any device connector contact from the SCSI bus;
- d) The SCSI device being removed or inserted shall employ transceivers that conform to the applicable requirements in 7.2.2 and 7.3.5.2 for glitch-free powering on and off. The SCSI device shall maintain the high-impedance state at the device connector contacts during a power cycle until the transceivers are enabled. Power cycling includes on board TERMPWR cycling caused by plugging, and SCSI device power cycling caused by plugging and switching;
- NOTE 51 Any on-board switchable terminators as well as SCSI device transceivers may affect the impedance state at the device connector contacts.
- e) The SCSI device power may be simultaneously switched with the SCSI bus contacts if the power distribution system is able to maintain adequate power stability to other SCSI devices during the transition and the grounding requirements in items (b) and (c) above are met:
- f) The SCSI bus termination shall be external to the SCSI device being inserted or removed;
- g) Initiation or resumption of I/O processes for a newly inserted or removed SCSI device is vendor specific but shall not occur sooner than 200 milliseconds after the completion of the insertion or removal event.
- h) Bypassing capacitors connecting to the TERMPWR line on the SCSI device being inserted or removed shall not exceed 10 mF. For single-ended applications, SCSI bus terminations shall use voltage regulation.
- NOTE 52 In a multimode environment any insertion or removal that changes the bus mode causes a transceiver mode change reset event (see 12.3.1).
- NOTE 53 LVD SCSI devices may require more stringent system design to tolerate transients that occur during case 4 insertion or removal.

### Annex E

(informative)

# Interconnecting buses of different widths

A problem may occur when mixing SCSI-3 devices with SCSI-2 devices. The TERMPWR requirements (see table 26) of SCSI-3 have been increased to support a 16-bit data bus. SCSI-2 devices may not supply sufficient TERMPWR. An additional source of TERMPWR (e.g., a SCSI-3 device) may be required.

When busses of dissimilar width are adapted to one another as shown in figure E.1 for SE and figure E.2 for LVD/MSE, the DATA BUS signals from the wider of the two busses that end at the adapter should be terminated at the adapter. The connectors are designed such that A and P shielded connectors do not intermate directly.

Two of the RESERVED lines (A cable contact numbers 23 and 24) and the OPEN line (A cable contact number 25) on the A cable are TERMPWR lines on the P cable (P cable contact numbers 33, 34, and 35).

8-bit devices that are connected to the single-ended P cable should leave the following 9 signals open: DB(8-15), DB(P1).

#### P Cable Note: The numbers **SIGNAL RETURN** 1 shown are cable conductor numbers, -DB(12) 2 not connector contact numbers. **SIGNAL RETURN** 3 **Terminator** -DB(13) 4 **SIGNAL RETURN** 5 -DB(14) 6 **SIGNAL RETURN** 7 -DB(15) 8 **SIGNAL RETURN** 9 A Cable -DB(P1) 10 SIGNAL RETURN 11 1 SIGNAL RETURN 32 **GROUND** 22 **GROUND TERMPWR** 33 23 Reserved Reserved **TERMPWR** 34 24 **TERMPWR** 35 25 Open **TERMPWR TERMPWR** 36 26 Reserved 37 27 Reserved Reserved 38 28 Reserved **-I/O** 60 50 -1/0 **SIGNAL RETURN** 61 -DB(8) 62 **Terminator SIGNAL RETURN** 63 -DB(9) 64 **SIGNAL RETURN** 65 -DB(10) 66 **SIGNAL RETURN** 67 -DB(11) 68

Figure E.1 - Interconnecting SE A and P cables




Figure E.2 - Interconnecting single-ended\_LVD/MSE\_A and P cables

### Annex F

(informative)

# Cabling and cable measurement method recommendations

### F.1 Cabling

To minimize discontinuities and signal reflections, the use of cables with different impedances in the same bus should be minimized. Implementations may require trade-offs in shielding effectiveness, cable length, the number of loads, transfer rates, and cost to achieve satisfactory system operation. To minimize discontinuities due to local impedance variation, a flat cable should be spaced at least 1,27 mm (0,050 in) from other cables, any other conductor, or the cable itself when the cable is folded. Also, use of 26 AWG wire in 1,27 mm (0,050 in) pitch flat cable more closely matches impedances of many round shielded cables, resulting in fewer impedance discontinuities and therefore, improved signal quality.

When mixing devices of different widths, particular care should be taken to not exceed the skew allowances provided by the cable skew delay and the system deskew delay. These timing parameters may be lowered by reducing SCSI device input capacitance, SCSI device stub length, and the number of SCSI devices attached to the bus. The same precautions should be taken on busses with single-ended devices using fast synchronous data transfers in order to maintain system integrity.

### F.2 Cable measurement

ı

The following test procedures are recommended for measuring cable parameters. In addition to the referenced standards, single-ended measurements are made between the signal wire of the pair under test and the ground wire of all pairs connected to the shield.

The following procedure prepares the cable sample for the testing of differential impedance, single-end mode impedance and propagation delay.

- a) Cut sample cable length to 6 mM.
- b) Remove 5,0 cm of outer jacket at each end of the cable sample.
- c) Comb out braid wire strands to form a pigtail.
- d) Trim filler and tape materials.
- e) Strip insulation from all conductors at both cable ends 0,6 cm.

### F.2.1 Impedance, TDR, single-ended

Using a time domain reflectometer with a 500 ps maximum rise time, on a 6 m-M cable sample length, measure the cable impedance between the signal wire of a particular pair and the ground wire of all pairs connected to the shield. The impedance is averaged between 2 ns and 4 ns from the test fixture/cable interface.

### F.2.2 Impedance, TDR, differential

On a 6 m-M (20 ft) cable sample length, select the pair to be measured. Tie all other wires and the shield together. Using a time domain reflectometer with a 500 ps maximum rise time, make the three measurements indicted in Figure F.1. The values for each measurement are to be averaged between 2 ns and 4 ns from the test fixture/cable interface.




Figure F.1 - Differential impedance measurement

Calculate the differential impedance of the cable using the following equation:

$$\frac{4Z_c(Z_a+Z_b)}{8Z_c-(Z_a+Z_b)}$$

Differential impedance measurements may also be performed using single and dual step differential time domain reflectometers.

### F.2.3 Attenuation, differential

Measured in accordance with ASTM D-4566 at a test frequency of 5 MhzMHz.

### F.2.4 Velocity (propagation delay) and skew

Propagation delay is the time it takes a signal to traverse a length of cable. Using a pulse generator with a 1 ns maximum rise time and an oscilloscope or a time domain reflectometer, on a 6 m-M (20 ft), cable sample length, select the pair to be evaluated. The shield and other pairs are unterminated. Measure the difference between the input and output signal corresponding to the 50% level.

Propagation delay skew is the difference between the maximum and minimum measured propagation delay.

### F.2.5 D.C. resistance

Measured in accordance with ASTM D-4566.

### Annex G

(informative)

### Transmission line considerations for fast-20 data transfer rates

The SCSI bus is a distributed parameter circuit whose electrical characteristics and responses are primarily defined by the distributed inductance and capacitance along the physical media. The media is defined here as the interconnecting cable(s) or conducting paths, connectors, terminators, and SCSI devices added along the bus. The following analysis derives a guideline for the amount of capacitance (and its spacing) that may be added to the single-ended SCSI buses running up to fast-20 data transfer rates.

To a good approximation, the characteristic transmission line impedance seen into any cut point in the unloaded SCSI bus is defined by  $Z=\sqrt{\frac{L}{C}}$ , where L is the inductance per unit length and C is the capacitance per unit length. As capacitance is added to the bus, in the form of devices and their interconnection, the bus impedance is lowered and is expressed by  $Z'=\sqrt{\frac{L}{(C+C')}}$ , where C' is the added capacitance per unit length. When capacitance is added to the bus by devices, an impedance mismatch occurs. When a signal wave arrives at this mismatch in impedance, an attenuation (or amplification) of the signal occurs. The magnitude of the attenuation depends upon the ratio of the mismatched impedance or  $A=\frac{Z'}{Z}$ , where Z' is the load impedance and Z is the source impedance.

Substituting the equations for Z' and Z and reducing,

$$A = \frac{Z'}{Z} = \frac{\sqrt{\frac{L}{(C+C')}}}{\sqrt{\frac{L}{C}}} = \sqrt{\frac{1}{\left(1 + \frac{C'}{C}\right)}}$$

We now have a relationship for the attenuation of the signal voltage at an impedance mismatch due to load capacitance distributed on the SCSI bus. Next, a rule for the ratio of Z' to Z is derived.

With fast transfer rates and electrically long<sup>1</sup> media, it becomes essential to achieve a valid input voltage level on the first signal transition from an output driver anywhere on the bus. This is called incident-wave switching. If incident-wave conditions are not achieved, reflected-wave switching is used. Reflected-wave switching depends upon reflected energy occurring some time after the first transition arrives to achieve a valid logic voltage level.

In an environment with Fastfast-20 data transfer rates, the valid low-level input voltage threshold has been raised and the high-level input voltage threshold has been lowered to allow incident-wave switching with some inevitable impedance mismatching and signal attenuation along the media.

The signal voltage at an impedance mismatch is  $V_{L1} = V_{L0} + V_{J1} + V_{R1}$ , where  $V_{L0}$  is the initial voltage,  $V_{J1}$  is the input signal voltage, and  $V_{R1}$  is the reflected voltage. The voltage reflected back from the

<sup>1.</sup> Electrically long is defined here as  $\tau > \frac{t_{10-90\%}}{3}$ , where  $\tau$  is the one-way time delay across the bus and  $t_{10-90\%}$  is the 10% to 90% transition time of the fastest driver output signal.

mismatch is  $V_{R1} = \rho_L \times V_{J1}$  where,  $\sigma_L = \frac{Z' - Z}{Z' + Z}$  and is the coefficient of reflection commonly used in transmission line analysis. The voltage equation is now written as  $V_{L1} = V_{L0} + V_{J1} + (\rho_L \times V_{J1})$ .

When a SCSI signal is asserted, the  $V_{L0}$  may be at a maximum of 3,7 V and go to 0 V (for a perfect driver) giving a  $V_{J1}$  of -3,7 V and the signal voltage should go below the minimum receiver input voltage

threshold of 1 V. In equation form, 
$$\begin{array}{c} 1>(3,7)+(-3,7)+(\rho_L\times(-3,7))\\ \rho_L>\frac{1-3,\,7+3,\,7}{-3,\,7}=\,-0,\,27 \end{array}.$$

The negative value means that no more than 27% of the input signal voltage is reflected back towards the source or the minimum assertion level is not achieved by the incident wave<sup>1</sup>.

Now, to relate this to Z'/Z and solving equation 1) for C'/C,

Therefore capacitance should not be added at more than twice the bus-distributed capacitance for incident-wave switching. For example, a cabled bus with L=295 nH/m (90 nH/ft) and C=41 pF/m (12,5 pF/ft) and Z=85 ohms, the guideline becomes to add no more than 85 pF/m (26 pF/ft) anywhere along the bus. This guideline is met by 25 pF loads spaced 0,3 m (1 ft) from each other, 50 pF spaced 0,6 m (2 ft) apart, or 12,5 pF spaced 0,15 m (0,5 ft) apart. This relationship is shown graphically in figure G.1.

<sup>1.</sup> A similar analysis may be used for the negation case of 0 V to 2,8 V ([48 mA + 22 mA] x  $40\Omega$ ) and an input voltage threshold of 1,9 V for a minimum reflection coefficient of -0,32. This leaves assertion as the most restrictive case.

# 

Minimum Device Spacing vs. Bus Capacitance

Figure G.1 - Minimum device spacing versus bus and device capacitance

Cable Capacitance (pF/m)

0,00

# **Annex H**

(informative)

# Measuring SE pin capacitance

The objective of this procedure is to determine the lumped capacitance imposed on each signal conductor of the bus proper by a SCSI device connected thereto. The model for this procedure assumes the bus in ribbon cable form passing through an insulation-displacement SCSI connector, the mating part that is mounted on a SCSI device controller printed-wire board. The bus connector is removed from the device, along with every source of power.

One or more device connector circuit-common pins are connected together to form an effective circuit-common node. An R-F admittance bridge (or equivalent), operation at 1,0 MHz, is connected successively to each signal pin in the device connector, with reference to the circuit-common node.

The signal applied during measurement is biased to 0,5 V D.C. and is 0,4 V peak-to-peak in amplitude.

The characteristics are determined in terms of a parallel combination of a conductance and a capacitive susceptance. The corresponding capacitance thus determined is the maximum signal capacitance referred to in table 19.

NOTE 54 - SCSI signals contain a wide range of frequency components, so that it is not practical to "tune" a bus conductor by loading it with shunt inductance. Consequently, this procedure is performed without any inductive element connected.

### Annex I

(informative)

### **SCSI ICONS**

These icons are provided as symbols to identify a SCSI port and to indicate whether the port is using:

- a) single-ended transceivers (figure I.1),
- b) LVD transceivers (figure I.2), or
- c) SE/LVD multimode transceivers (figure I.3).

The icons illustrated in figure I.1, figure I.2, and figure I.3 may be enlarged or reduced as needed for the application. The text and graphic may be used together or separately. The text font and size may also be adjusted as required.



Figure I.1 - SE icon for SCSI



Figure I.2 - LVD icon for SCSI




Figure I.3 - SE/LVD multimode icon for SCSI

### Annex J

(informative)

# **Backplane Construction Guidelines**

# J.1 Universal backplane construction

Printed circuit boards are constructed using either microstrip or stripline or a combination of both for routing signals. The important electrical characteristics may be determined from the geometry and the material properties of the microstrip or stripline.

### J.1.1 Microstrip

See figure J.1 for the microstrip geometry.




Figure J.1 - Microstrip geometry

The characteristic impedance  $(Z_0)$  for the microstrip geometry shown in figure J.1 is defined by the following equation:

$$Z_0 = \frac{87}{(e_r + 1, 41)^{1/2}} \times \ln\left(\frac{5, 98h}{0, 83w + t}\right)\Omega$$

The propagation delay  $(T_{pd})$  for the microstrip geometry shown in figure J.1 is defined in the following equation:

$$T_{pd} = 33,36(0,475e_r + 0,67)^{1/2}$$
 ps/cm

Where e<sub>r</sub> is equivalent to the relative permittivity.

### J.1.2 Embedded Microstrip

See figure J.2 for the embedded microstrip geometry.




Figure J.2 - Embedded microstrip geometry

The characteristic impedance  $(Z_0)$  for the embedded microstrip geometry shown in figure J.2 is defined by the following equation:

$$Z_0 = \frac{K}{(0,805e_r + 2)^{1/2}} \times ln(\frac{5,98h}{0,8w + t})\Omega$$

The propagation delay  $(T_{pd})$  for the microstrip geometry shown in figure J.2 is defined by the following equation:

$$T_{pd} = 33,36(0,475e_r + 0,67)^{1/2}$$
 ps/cm

Where:

- a) e<sub>r</sub> is equivalent to the relative permittivity; and
- b) K is a constant between 60 and 65 that varies with the thickness of the dielectric covering the conductor. If the thickness is below 15 mils K=65 and at 20 mils K=60.

## J.1.3 Stripline

See figure J.3 for the stripline geometry.




Figure J.3 - Stripline geometry

The characteristic impedance (Z<sub>0</sub>) for the stripline geometry shown in figure J.3 is defined by the following

equation:

$$Z_0 = \frac{60}{\left(e_r\right)^{1/2}} \times \ln \left(\frac{4h}{0,67\pi w(0,8+\frac{t}{w})}\right) \Omega$$

The propagation delay  $(T_{pd})$  for the stripline shown in figure J.3 is defined by the following equation:

$$T_{pd} = 33,36(e_r)^{1/2} \text{ ps/cm}$$

Where  $e_r$  is equivalent to the relative permittivity.

## J.1.4 Dual Stripline

See figure J.4 for the dual stripline geometry.




Figure J.4 - Dual stripline geometry

The characteristic impedance  $(Z_0)$  for the dual stripline geometry shown in figure J.4 is defined by the following equations:

$$Z_0 = \left(\frac{2F_1F_2}{F_1 + F_2}\right)\Omega$$

Where:

a) 
$$F_1 = \frac{60}{(e_r)^{1/2}} \times \ln \left( \frac{8a}{0,67\pi w(0,8 + \frac{t}{w})} \right) \Omega$$
; and

b) 
$$F_2 = \frac{60}{(e_r)^{1/2}} \times \ln \left( \frac{8(a+d)}{0,67\pi w(0,8+\frac{t}{w})} \right) \Omega$$
.

The propagation delay (T<sub>pd</sub>) for the stripline shown in figure J.3 is defined by the following equation:

$$T_{pd} = 33,36(e_r)^{1/2} \text{ ps/cm}$$

Where e<sub>r</sub> is equivalent to the relative permittivity.

### J.1.5 Differential Impedance

The lossless model (i.e., doesn't include shunt conductance and series resistance) for the differential transmission line contains a series inductance, mutual inductance, capacitance to ground and a differential capacitance (see figure J.5).




Figure J.5 - Lossless model for differential impedance

The two conductors are symmetrical therefore the two self inductance's are equal and the two capacitors to ground are equal  $(Z_{11}=Z_{21})$ . The voltage applied between the two lines may be thought of as a superposition of two voltages, a common mode voltage  $V_c$  (even mode) and a differential mode voltage  $V_d$  (odd mode) where:  $V_c = (V_1+V_2)/2$  and  $V_d = (V_1-V_2)/2$ .

When a differential voltage is applied, equal and opposite currents flow and the voltage drop across the mutual inductance is in a direction opposite that of the self inductance. In the differential voltage case the mutual inductance acts to reduce the inductance seen by the differential mode signal to  $L_s$ - $L_m$ . The signals are moving in opposite directions therefore the effect of the mutual capacitance  $C_d$  is doubled. The total capacitance seen by the differential signal is  $C+C_d$ . For this case the odd mode impedance  $(Z_d)$  is calculated by the following equation:

$$Z_{d} = \frac{V_{d}}{I_{1}} = \left(\frac{L_{s} - L_{m}}{C + C_{d}}\right)^{1/2} \Omega$$

When a common mode voltage source drives the bus the current flows in the same direction the odd mode impedance ( $Z_c$ ) is calculated by the following equation:

$$Z_{c} = \frac{V_{c}}{I_{1}} = \left(\frac{L_{s} + L_{m}}{C - C_{d}}\right)^{1/2} \Omega$$

The differential mode impedance is two times the odd mode impedance ( $Z_{diff} = 2Z_d$ ).

The differential impedance may also be derived from the matrix of a two port network as shown in the following equation:

$$\begin{bmatrix} V_1 \\ V_2 \end{bmatrix} = \begin{bmatrix} Z_{11} & Z_{12} \\ Z_{21} & Z_{22} \end{bmatrix} \times \begin{bmatrix} I_1 \\ I_2 \end{bmatrix}$$

Because in differential mode  $I_1 = -I_2$  the matrix of a two port network the differential impedance  $(Z_d)$  is calculated by the following equation:

$$Z_{d} = \frac{V_{d}}{I_{1}} = \frac{V_{1} - V_{2}}{I_{1}} \Omega$$

Therefore, from the matrix for the two port network the following equation is derived:

$$\frac{V_1 - V_2}{I_1} = (Z_{11} + Z_{22}) - (Z_{12} - Z_{21})\Omega$$

For a passive black box  $Z_{12}=Z_{21}$ . For a symmetrical system  $Z_{11}=Z_{21}$ . Therefore the differential impedance may be defined as  $Z_{diff}=2(Z_{11}-Z_{12})\Omega$  and the common mode impedance may be defined as  $Z_{cm}=2(Z_{11}+Z_{12})\Omega$ .

If the traces are loosely coupled then Z<sub>12</sub> is negligible.

### J.1.6 Single ended impedance

The odd mode impedance approaches the single ended impedance as the trace spacing becomes larger than the height above the ground plane. A practical rule for zero coupling between traces is; if the trace to trace spacing is three times the trace to ground plane spacing then the trace to trace coupling is negligible.

If  $V_2$  in figure J.5 is grounded then the single ended impedance is determined by the self inductance and the sum of the differential capacitance plus the single ended capacitance. In this case the single ended impedance ( $Z_0$ ) is calculated by the following equation:

$$Z_o = \left(\frac{L_s}{C}\right)^{1/2} \Omega$$

#### J.1.7 Differential stripline

For differential stripline there are two choices for routing, edge coupled (side by side) figure J.7 and figure J.7, and broadside coupled (stacked) figure J.8.




Figure J.6 - Edge coupled differential microstrip




Figure J.7 - Edge coupled differential stripline




Figure J.8 - Broadside coupled differential stripline

Edge coupled is the most common. Broadside has better coupling characteristics but may be difficult to bring to a common plane and requires a thicker dielectric to keep from coupling to one of the reference planes. Therefore this annex does not define the broadside coupled differential stripline impedance characteristics.

The differential impedance is determined primarily by the conductor spacing and dielectric thickness. First the single-ended impedance ( $Z_0$ ) is calculated (see J.1.6) then it is used along with conductor spacing and dielectric thickness to calculate the differential impedance. The calculations assume the traces of the differential pairs have the same physical cross section dimensions.

The practical range of  $Z_0$  and  $Z_{diff}$  is from 20 ohms to 150 ohms with a typical range being between 50 ohms and 110 ohms. This impedance depends on the trace width and distance to ground. If the trace is wide and close to ground it is more capacitive and has a lower impedance. If the trace is narrow and the spacing from the ground plane is large, the trace is more inductive and has a higher impedance. Controlled impedance boards in which all the impedance's match within several ohms usually have a characteristic impedance in the 50 ohm to 80 ohm range. This is due to manufacturing constraints such as maximum dielectric thickness and minimum trace widths.

Using figure J.6 as an example the edge coupled microstrip differential impedance ( $Z_{diff}$ ) is calculated by the following equation:

$$_{diff} = 2Z_0(1-0,48e^{(-(0,96s)/h)})$$
(

Using figure J.7 as an example the edge coupled stripline differential impedance ( $Z_{diff}$ ) is calculated by the following equation:

$$Z_{diff} = 2Z_0(1-0, 374e^{(-2, 9s/h)})\Omega$$

The trace capacitance and inductance are important parameters for calculating the transmission line parameters. The method used to calculate these parameters is shown below.

The edge coupled microstrip trace capacitance ( $C_0$ ) and inductance ( $L_0$ ) are calculated by the following equations:

$$C_0 = \frac{T_d}{Z_0} = \frac{33,36(0,475e_r + 0,67)^{1/2}}{Z_0} pF/cm$$

$$L_0 = Z_0 T_d = 33,36Z_0(0,475e_r + 0,67)^{1/2} \times 10^{-3} \text{ nH/cm}$$

Where:

- a) T<sub>d</sub> is the propagation delay; and
- b) e<sub>r</sub> is equivalent to the relative permittivity.

The edge coupled stripline trace capacitance ( $C_0$ ) and inductance ( $L_0$ ) are calculated by the following equations:

$$C_0 = \frac{T_d}{Z_0} = \frac{33,36(e_r)^{1/2}}{Z_0}$$
 pF/cm

$$L_0 = Z_0 T_d = 33,36 Z_0 (e_r)^{1/2} \times 10^{-3}$$
 nH/cm

Where:

- a) T<sub>d</sub> is the propagation delay; and
- b) e<sub>r</sub> is equivalent to the relative permittivity.

As demonstrated above the characteristic impedance for the backplane is primarily determined by:

- a) Width and thickness of the conductors;
- b) dielectric constant of the substrate material; and
- c) the substrate material thickness between the conductor and reference planes.

#### J.1.8 Dielectric material selection

Proper selection of the dielectric material is very important for high speed PCB's. Two key parameters are the dielectric constant of the material and the loss tangent. The dielectric constant relates to the material's ability to hold charge and the loss tangent refers to how much of the energy is lost in the material due to dissipation. The ideal materials have small numbers. Table K.1 gives a sample of some materials.

Material	Dielectric Constant	Loss Tangent
Air	1,0	0
PTFE (teflon)	2,1 - 2,5	0,0002 - 0,002
BT resin	2,9 - 3,9	0,003 - 0,12
Polyimide	2,8 - 3,5	0,004 - 0,02
Silica	3,8 - 4,2	0,0006 - 0,005
Polyimide/Glass	3,8 - 4,5	0,003 - 0,01
Epoxy/Glass (FR-4)	4,1 - 5,3	0,002 - 0,02

Table J.1 - Dielectric constants

The most frequently used dielectric are a glass-epoxy (G-10) and a derivative, FR-4. The FR-4 material has acceptable performance for LVD SCSI.

For higher speeds, materials like teflon should be considered, although they are much more expensive. PCB manufacturers publish specifications with their boards, among them should be the dielectric constant, loss tangent, and other electrical properties. The board tolerances should also be specified. For example in a FR-4 PCB the dielectric constant may change by as much as 10% on a single board. These changes affect the propagation velocity and lead to skew.

#### J.1.9 Vias

Vias have a parasitic capacitance and inductance that may affect signal quality. The size and density of vias also affects how many traces that may be run between them on inner layers.

The parasitic capacitance (C) to ground of a via is calculated by the following equation:

$$C = \frac{3,58e_r TD_1}{D_2 - D_1} pF$$

Where:

- a) D<sub>2</sub> is the diameter of the clearance hole in centimeters;
- b) D<sub>1</sub> is the diameter of pad surrounding the via in centimeters; and
- c) T is the thickness of the printed circuit board in centimeters.

A typical via capacitance is in the 0,2pF to 0,8pF range. For critical differential signals the via mismatch should be kept to a minimum.

The parasitic inductance (L) of a via is calculated by the following equation:

$$L = (12, 9h) \left( ln \left( \frac{4h}{d} \right) + 1 \right) nH$$

Where:

- a) h is the length of the via in centimeters; and
- b) d is the diameter of the via in centimeters.

The via inductance is most detrimental when they are in series with termination power bypass capacitors.

The goal of the universal backplane is to have the single-ended and differential backplane impedance to match the single-ended and differential backplane impedance of the cable. One of the aspects of this is to determine if your PCB traces are long enough to require the traces to be treated as transmission lines. If the signal electrical length is greater than 1/2 of the rising edge ( $T_{rise}$ ), then the PCB exhibits transmission line effects. This length may be expressed as:

Length = 
$$\frac{T_{rise}}{2(LC)^{1/2}}$$
 cm

If the round trip time for the switching waveform is greater than the rise or fall time of the driving device, the settling of the transmission line effects are not hidden during the rise and fall time of the driving device. In other words, in order to be a transmission line  $2xT_{pd}>T_{rise}$  or  $T_{fall}$  (the minimum of the two) where  $T_{pd}$  is the one way propagation delay.

Specifically for FR-4 the two following formulas may be used.

- a) BW>236/d where d is in centimeters and the bandwidth is BW=0,35/T  $_{rise}$ ; and
- b)  $F_{clock} > 47/d$ .

Complete formulas for the maximum length without termination or controlled impedance may also be used.

The microstrip maximum length (Length<sub>max</sub>) is calculated as shown in the following equation:

Length<sub>max</sub> = 
$$\frac{((C + Z_0)^2 + (12, 3 \times 10^6))^{1/2} - (C_t Z_0)}{66, 7(0, 475e_r + 0, 67)^{1/2}} \text{ cm}$$

The stripline maximum length (Length max) is calculated as shown in the following equation:

Length<sub>max</sub> = 
$$\frac{((C + Z_0)^2 + (12, 3 \times 10^6))^{1/2} - (C_t Z_0)}{66, 7(e_r)^{1/2}} \text{ cm}$$

Where:

- a) Z<sub>o</sub> is the unloaded impedance;
- b) C<sub>t</sub> is the total load capacitance;
- c) e<sub>r</sub> is equivalent to the relative permittivity; and
- d) C is the unloaded characteristic capacitance.

Depending on how conservative the calculation is PCB lengths in the four inch range or greater should probably be treated as transmission lines for LVD risetimes in the 1ns range.

#### J.1.10 Transmission Lines

A typical transmission line element (figure J.9) is broken into four parts, a series resistance, series inductance, shunt conductance, and shunt capacitance.




Figure J.9 - Typical transmission line element

When using this model the minimum wavelength should be much longer than the individual section to make it appear as a distributed model. The non-linearities are usually ignored. The general form for the impedance  $(Z_0)$  is shown in the following equations:

$$Z_0 = \left(\frac{I(R+jwL)}{2} + \frac{1}{2}\left(I^2(R+jwL)^2 + 4\left(\frac{R+jwL}{G+jwC}\right)\right)^{1/2}\right)\Omega$$

or

$$Z_0 = \left(\frac{I(R+jwL)}{2} - \frac{1}{2} \left(I^2(R+jwL)^2 + 4\left(\frac{R+jwL}{G+jwC}\right)\right)^{1/2}\right)\Omega$$

Where:

- a) j denotes the complex number  $j \times j = -1$ ;
- b) w is omega or 2 x pi x frequency; and
- c) I is the section length in centimeters.

If you make the section length (I) of the segment small enough, the result is the distributed model. Where the impedance ( $Z_0$ ) is calculated as shown in the following equation:

$$Z_0 = \left(\frac{R + jwL}{G + jwC}\right)^{1/2} \Omega$$

If the transmission rate is high (i.e., w/2 $\pi$ >100KHz) then wL and wC are much larger than R and G and the impedance becomes the more commonly used form of;  $Z_0 = (L/C)^{1/2}\Omega$ .

The other extreme is if w/2  $\pi\!\!\leq\!\!1 \text{KHz}$  then; Z  $_0=\left(R/G\right)^{1/2}\!\Omega$  .

Another important factor is the propagation velocity and propagation delay. The propagation delay per unit length  $(T_{delay})$  is calculated as shown in the following equation;

$$T_{delay} = \frac{T_1}{I}[(R + jwL) + (G + jwC)]^{1/2} \text{ nsec/cm}$$

However, if the line is short then T<sub>delay</sub> is calculated as shown in the following equation:

$$T_{delay} = jwl(LC)^{1/2}$$
nsec

Therefore the propagation velocity is  $V = I/(LC)^{1/2}$  cm/nsec for lossless lines.

The time delay is  $T = 1/V = (LC)^{1/2}$  nsec that gives a total propagation delay of  $T = I(LC)^{1/2}$  nsec/cm. The two equations most commonly used for hand calculations are:

- a) for characteristic impedance:  $Z = (L/C)^{1/2}\Omega$ ; and
- b) for propagation delay:  $T = (LC)^{1/2}$  nsec/cm.

If these values are not specified they may be calculated from the cross section geometry and dielectric material used for the PCB. The equation using the geometry and material are based on the above equation, but should also be treated as if they were operating in the transverse electromagnetic mode.

Another factor that should be taken into account is attenuation due to the skin effect. The skin depth is;

$$\delta = 500 (\rho/f)^{1/2}$$
 meter.

Where:

- a) ρ resistivity in ohm-meter;
- b) f frequency in hertz; and
- c)  $\delta$  thickness in meters.

The low loss attenuation per length is;  $\alpha = 4,34 \left(\frac{R_1}{Z_0} + G_1 Z_0\right) dB/length$ .

The loss due to the dielectric is;  $\alpha = 0$ ,  $9f(tan(\delta) \times e_r^{1/2}) dB/cm$  where f is in GHz.

#### T10/1302D revision 7

The loss due to the metal for t< $\delta$  is;  $\alpha = 17, 1\rho/(twZ_0)$  dB/cm where:

- a) ρ resistivity in ohm-meter;
- b) t thickness in microns;
- c) w the width in microns; and
- d) Z<sub>0</sub> the single ended impedance.

The loss due to the metal for t> $\delta$  is;  $\alpha = \frac{0.22(\rho f)^{1/2}}{W}$  dB/cm where:

- a) f frequency in GHz;
- b) p resistivity in ohm-meter; and
- c) w the width in microns.

When calculating the impedance and propagation delay, the capacitive loads have to be accounted for. Capacitive loading decreases the impedance and increases the propagation delay.

The loaded propagation delay (T'pd) is calculated as shown in the following equation:

$$T'_{pd} = T_{pd} \left( 1 + \left( \frac{C_D}{C_0} \right) \right)^{1/2}$$
 nsec

or

$$T'_{pd} = (L(C_D + C_0))^{1/2}$$
nsec

The loaded characteristic impedance (Z'<sub>0</sub>) is calculated as shown in the following equation:

$$Z'_{0} = \frac{Z_{0}}{\left(1 + \left(\frac{C_{D}}{C_{0}}\right)\right)^{1/2}}\Omega$$

or

$${Z'}_0 = \left(\frac{L}{C_D + C_0}\right)^{1/2} \Omega$$

Where:

- a) C<sub>0</sub> is the intrinsic capacitance;
- b) C<sub>D</sub> is the load capacitance;
- c) Z<sub>0</sub> is the single ended impedance; and
- d) T<sub>pd</sub> is the propagation delay.

Besides reducing the impedance and increasing the propagation delay, a heavily loaded trace also slows the rise and fall times of the drivers and filters (RC filter) out some high frequency components. The loaded propagation delay (T'<sub>pd</sub>) should be used when deciding whether or not to treat the trace as a transmission line

When adding the load capacitance, remember that sockets, connectors, vias, and IC's add to the distributed capacitance. Using traces with a higher intrinsic capacitance reduce the effects of the loading

(e.g., microstrip is faster than stripline, but is affected more by loading since it has a lower characteristic capacitance.)

The complete forms of loaded propagation delay (T'<sub>pd</sub>) and impedance (Z'<sub>0</sub>) for microstrip are calculated as shown in the following equations:

$$\begin{aligned} \text{T'}_{pd} &= 5,776(15,85\text{e}_{\text{r}} + 25,35 + \text{C}_{\text{D}}\text{Z}_{0}(0,475\text{e}_{\text{r}} + 0,67)^{1/2})^{1/2} \text{ps/cm} \\ \\ \text{Z'}_{0} &= \frac{\text{Z}_{0}}{\left(\frac{\text{C}_{\text{D}}\text{Z}_{0}}{33,36(0,475\text{e}_{\text{r}} + 0,67)^{1/2}} + 1\right)^{1/2}} \Omega \end{aligned}$$

The complete forms of loaded propagation delay (T'<sub>pd</sub>) and impedance (Z'<sub>0</sub>) for stripline are calculated as shown in the following equations:

$$T'_{pd} = 5,776(33,36e_r + C_D Z_0(e_r)^{1/2})^{1/2} \text{ ps/cm}$$
 
$$Z'_0 = \frac{Z_0}{\left(\frac{C_D Z_0}{33,36(e_r)^{1/2}} + 1\right)^{1/2}} \Omega$$

The impedance mismatches between loads, sources, connectors, cables, and traces may cause transmission line effects such as ringing, stair step effects, and long bus settle delays. These are caused by reflections at the impedance discontinuities, the reflection coefficients are:

a) at load: 
$$\Gamma_1 = \frac{Z_1 - Z_0}{Z_1 + Z_0}$$
 and

b) at source 
$$\Gamma_s = \frac{Z_s - Z_0}{Z_s + Z_0}$$
.

These reflections, if large enough, may cause false transitions. They may also cause standing waves.

$$VSWR = \frac{1+\Gamma}{1-\Gamma}$$

Where VSWR is the voltage standing wave ratio.

The standing waves are at quarter wavelengths ( $\lambda/4$ ) where the wavelength is calculated by the following equation:

$$\lambda = \frac{1}{f(LC)^{1/2}}$$

To capture all the harmonic content of the square wave the frequency used should be f=0,5/ $t_{rise}$ . The signals magnitude at time t is t =  $(\Gamma_1 \Gamma_s)^{t/T}$  where T is the one way propagation delay.

It is important to remember that the driver rise and fall times are very important in the behavior of the transmission line and that reflections may cause long bus settle times.

#### T10/1302D revision 7

Some general guidelines for laying out PCB's are:

- a) Evenly distribute loads along the trace, this gives a distributed load and reduces reflections from discontinuities:
- b) avoid T's for critical signals;
- c) add sockets and vias into capacitance calculations;
- d) keep trace lengths as short as possible;
- e) use as low a dielectric constant material as possible;
- f) if possible use a controlled impedance PCB, so that the behavior is predictable;
- g) balance path lengths to reduce skew; and
- h) minimize length through the connector.

Crosstalk is always an issue and all TTL/CMOS signal paths should be isolated from LVD signal paths. Since crosstalk is proportional to dv/dt crosstalk may easily occur if lines with large voltage swings are near LVD lines. To isolate the lines, either increase the separation, run ground traces between them, or isolate them by using different planes. Since crosstalk is caused by the capacitive coupling between signals and the mutual inductance some general observations are:

- a) Crosstalk scales with signal amplitude;
- b) crosstalk is proportional to slew rate (Voltage magnitude of output waveform/ $T_{rise}$ ) with slower rise/fall times yielding less crosstalk; and
- c) far end crosstalk width is equivalent to the rise/fall time. The crosstalk width is related to the slew rate in b). The faster the slew rate the larger the crosstalk

# Annex K

(informative)

# SCSI-3 to SCSI-2 terminology mapping

This annex contains a mapping of terminology used in SCSI-2 to the terminology used in this standard (see table K.1).

Table K.1 - SPI-3 to SCSI-2 terminology mapping

SPI-3 equivalent term	SCSI-2 term	
abort task	abort tag	
abort task set	abort	
cable skew	cable skew delay	
clear task set	clear queue	
head of queue	head of queue tag	
ordered	ordered queue tag	
simple	simple queue tag	
target reset	bus device reset	
task	I/O process	
task complete	command complete	
task set	queue	

### Annex L

(informative)

# **Physical Layer Integrity Checking**

### L.1 Introduction

This annex defines integrity checking and fall back terminology.

**L.1.1 Integrity checking:**is the act of verifying that the physical layer is able to transfer test data at the negotiated speed and width between the initiator and target — It is a quick check for physical domain validation. For example, two wide SCSI devices connected with a narrow cable will discover that the cable does not support wide transfers during this checking. These SCSI devices will then re-negotiate to narrow transfers.

**L.1.2 Fall back:**is the act of re-negotiating to a set of physical parameters that are less demanding. After falling back, integrity checking is again performed to verify the new parameters. This cycle may be repeated until an acceptable set of physical parameters is found.

Tools used to perform integrity checking include:

- a) the INQUIRY command,
- b) enhancements to the READ BUFFER and WRITE BUFFER commands, and
- c) the Unexpected Bus Free timer in the Control Mode Page.

Integrity checking is not intended to eliminate the need for good system design; it is intended to help detect invalid configurations, where feasible. The Desktop Management Task Force (DMTF) has additional initiatives in the Mass Storage Working Group related to integrity checking.<sup>1</sup>

# L.2 Integrity checking methods

#### L.2.1 Basic integrity check

The basic integrity check consists of issuing an INQUIRY command to a device three times; twice with the physical parameters set to asynchronous, narrow mode and once with the physical parameters set to the highest supported values. The first 36 bytes of returned data is compared and any detected transfer errors are noted. Should the data be equal with no errors detected, then the basic integrity check passes. Should the data not compare but no detected errors occur, then the test should be repeated (this could be due to the target changing the INQUIRY data during device initialization). Otherwise, this test fails and fall back should be attempted.

This test detects most basic problems including:

- a) Path width errors (i.e., narrow cable used with wide SCSI devices)
- b) Expander errors (e.g., expanders not capable of the negotiated data rate)
- c) Gross cable errors (e.g., broken wire)
- d) Incorrect termination (e.g., missing or bad terminator)
- e) Damaged transceiver.

### L.2.2 Enhanced integrity check

The enhanced integrity check consists of sending and receiving known data patterns using the READ

<sup>1.</sup> The DMTF may be contacted at www.dmtf.org.

BUFFER and WRITE BUFFER commands, preferably with the echo buffer option.

During these tests, the application client should prevent other processes from using the target device. The application client should use the RESERVE command to prevent other initiators from altering the data buffer in the target.

Some data patterns are more stressful on the physical layer. At a minimum, it is recommended that the application client use the following data patterns:

- a) Counting (0001h, 0203h, 0405h, ...)
- b) Alternating ones and zeros (0000h, FFFFh, 0000h, FFFFh, ...)
- c) Crosstalk (5555h, AAAAh, 5555h, AAAAh, ...)
- d) Shifting bit (0000h, FFFEh, 0000h, FFFDh, ... then FFFFh, 0001h, FFFFh, 0002h, ...)

This test may detect additional problems including:

- a) Wrong impedance cables
- b) Bad device spacing
- c) Poor termination
- d) Marginal transceivers
- e) Excessive crosstalk
- f) Excessive system noise.

#### L.3 Fall back

Fall back is the act of re-negotiating to a less-demanding set of physical parameters for example transfer mode reduction or bus width reduction. It is accomplished by either a PPR negotiation or a WDTR/SDTR negotiation.

### L.4 System considerations

SCSI devices that do not implement the READ BUFFER and WRITE BUFFER commands should report CHECK CONDITION status and ILLEGAL REQUEST sense key in response to attempts to issue these commands. It may be impractical to perform certain integrity checks with these SCSI devices.

### L.5 Buffer protection

The READ BUFFER and WRITE BUFFER commands access physical buffers in the target. Many implementations do not protect the buffer contents if there is an intervening command from any other process. Therefore, the application client should ensure that no other SCSI processes are active while performing tests.

The RESERVE command may be used to block commands from other initiators. However, using the RESERVE command is not sufficient to prevent commands from the same initiator (possibly issued by other processes) from corrupting the buffer contents. Also, targets with multiple logical units may corrupt the buffer if commands are processed on other logical units.

The READ BUFFER and WRITE BUFFER commands include an echo buffer option that may be especially valuable when performing these tests.

### L.6 Failure modes during integrity checking

Integrity checking may cause several kinds of error conditions:

a) Parity or CRC errors - detected error

#### T10/1302D revision 7

b) Data comparison mismatches - undetected error

c) Bus hangs. - requires special handling

Bus hangs occur when the target fails to detect an ACK pulse from the initiator (possibly as a result of the initiator failing to detect a REQ pulse from the target). This is a frequent failure mode on marginal physical domains. It is recommended that initiators include provisions to avoid extended bus hangs. Two recovery actions are possible:

- a) Assert the RST signal
- b) Use the Synchronous Transfer Timeout (STT) function in the SCSI Port Control Mode page.